

Hi-Fi Audio Smart Codec with Integrated Sensor Hub


Features

- · 975 MIPS, seven DSP-core audio signal processor
 - Inter-DSP memory sharing
 - Event loggers with time-stamp and interrupt functions
- · Programmable wideband, multimic audio processing
 - Cirrus Logic® adaptive ambient noise cancelation
 - Transmit-path noise reduction and echo cancelation
- Integrated multichannel 24-bit hi-fi audio hub codec
 - 98-dB signal-to-noise ratio (SNR) mic input (48 kHz)
 - 127-dB SNR headphone playback (48 kHz)
 - Ultrasonic input- and output-path support
- Up to 7 analog or 10 digital microphone (DMIC) inputs
- · Multipurpose headphone/earpiece/line output drivers
 - 33 mW into 32-Ω load at 0.1% total harmonic distortion + noise (THD+N)
 - Hi-fi filters for audiophile-quality playback
- Digital pulse-density modulation (PDM) output interface

- Low-power, always-on voice trigger capability
- Multichannel asynchronous sample-rate conversion
- Multiline SLIMbus® audio and control interface
- · Four full digital-audio interfaces
 - Standard data formats up to 192 kHz, 32 bits
 - Multichannel support on AIF1 and AIF2
- Flexible clocking, derived from MCLKn, AIFn, or SLIMbus
 - Low-power frequency-locked loops (FLLs) support reference clocks down to 32 kHz
- · Advanced accessory detection functions
- Configurable functions on up to 38 general-purpose input/output (GPIO) pins
- Sensor hub capability, incorporating three master I²C interfaces
- Integrated regulators and charge pumps
- Small W-CSP package, 0.4-mm staggered ball array

Applications

· Smartphones, tablets, and multimedia handsets





Description

The CS47L90 is a highly integrated, low-power audio and sensor hub system for smartphones, tablets, and other portable audio devices. It combines an advanced DSP feature set with a flexible, high-performance audio hub codec. The CS47L90 combines seven programmable DSP cores with a variety of power-efficient fixed-function audio processors. Extensive GPIO and I²C master interfaces enable powerful sensor fusion functions to be integrated.

Three hi-fi quality stereo headphone drivers are provided, supporting stereo ground-referenced or mono bridge-tied load (BTL) configurations, with noise levels as low as 0.45 μ V_{RMS} into line or headphone loads. Selectable hi-fi filters support playback modes at sample rates up to 192 kHz.

The DSP cores support multiple concurrent audio features, including multimic wideband noise reduction, high-performance acoustic-echo cancelation (AEC), stereo ambient noise cancelation (ANC), speech enhancement, advanced media enhancement, and many more. Support for third-party DSP programming provides far-reaching opportunities for product differentiation. The DSP cores are integrated within a fully flexible, all-digital mixing and routing engine with sample rate converters, for wide use-case flexibility.

A SLIMbus interface supports multichannel audio paths and host control register access. Four further digital audio interfaces are provided, each supporting a wide range of standard audio sample rates and serial interface formats. Automatic sample-rate detection enables seamless wideband/narrowband voice-call handover.

The CS47L90 supports up to 7 analog inputs and up to 10 PDM digital inputs. Low-power input modes are available for always-on (e.g., voice-trigger) functionality using either analog or digital input. A smart accessory interface, with multipurpose impedance sensing and measurement capability, supports detection of external headsets and push buttons. Dual headphone connections (e.g., 3.5-mm and USB-C™) can be detected simultaneously.

Two channels of PDM output (one stereo interface) are available, and also an IEC-60958-3–compatible S/PDIF transmitter. A signal generator for controlling haptics devices is included; vibe actuators can connect directly to the PDM output interface. All inputs, outputs, and system interfaces can function concurrently.

The CS47L90 is configured using the SLIMbus, SPI^m, or I²C interfaces. Three integrated FLLs support a wide range of system-clock frequencies. The device is powered from 1.8- and 1.2-V supplies. The power, clocking, and output driver architectures are designed to maximize battery life in voice, music, and standby modes. Low-power (10 μ A) Sleep Mode is supported, with configurable wake-up events.



Table of Contents

1 Pin Descriptions	4.5 DSP Peripheral Control110
1.1 WLCSP Pinout	4.6 Ambient Noise Cancelation
1.2 Pin Descriptions	4.7 Digital Audio Interface
2 Typical Connection Diagram10	4.8 Digital Audio Interface Control
3 Characteristics and Specifications11	4.9 SLIMbus Interface
Table 3-1. Parameter Definitions	4.10 SLIMbus Control Sequences
Table 3-2. Absolute Maximum Ratings	4.11 SLIMbus Interface Control
Table 3-3. Recommended Operating Conditions	4.12 Output Signal Path
Table 3-4. Analog Input Signal Level—IN1xx, IN2xx	4.13 External Accessory Detection
Table 3-5 Analog Input Pin Characteristics 12	4.14 Low Power Sleep Configuration
Table 3-6. Analog Input Gain—Programmable Gain Amplifiers (PGAs)	4.15 General-Purpose I/O
Table 3-7. Digital Input Signal Level—DMICDATn	4 16 Interrupts 212
Table 3-8. Output Characteristics	4.17 Clocking and Sample Rates
Table 3-9. Input/Output Path Characteristics	4.18 Control Interface
Table 3-10. Digital Input/Output	4.19 Control-Write Sequencer
Table 3-11. Miscellaneous Characteristics	4.20 Charge Pumps, Regulators, and Voltage Reference 281
Table 3-12. Device Reset Thresholds	4.21 JTAG Interface
Table 3-13. System Clock and Frequency-Locked Loop (FLL)	4.22 Short-Circuit Protection
Table 3-14. Digital Microphone (DMIC) Interface Timing	4.23 Power-On Reset (POR)
Table 3-15. Digital Speaker (PDM) Interface Timing	4.24 Hardware Reset, Software Reset, Wake-Up, and
Table 3-16. Digital Audio Interface—Master Mode	Device ID
Table 3-17. Digital Audio Interface—Slave Mode	5 Applications
Table 3-18. Diğital Audio Interface Timing—TDM Mode	5.1 Recommended External Components
Table 3-19. Control Interface Timing—Two-Wire (I ² C) Mode	5.2 Resets Summary
Table 3-20. Control Interface Timing—Four-Wire (SPI) Mode	5.3 Output-Signal Drive-Strength Control
Table 3-21. SLIMbus Interface Timing	5.4 Digital Audio Interface Clocking Configurations 300
Table 3-22. JTAG Interface Timing	5.5 PCB Layout Considerations
Table 3-23. Typical Power Consumption	6 Register Map305
Table 3-24. Typical Signal Latency	7 Thermal Characteristics
4 Functional Description	8 Package Dimensions407
4.1 Overview	9 Ordering Information
4.2 Input Signal Path	10 References
4.3 Digital Core	11 Revision History
4.4 DŠP Firmware Control	•



1 Pin Descriptions

1.1 WLCSP Pinout




Figure 1-1. Top-Down (Through-Package) View—173-Ball WLCSP Package



1.2 Pin Descriptions

Table 1-1 describes each pin on the CS47L90. Note that pins that share a common name should be tied together on the printed circuit board (PCB).

Table 1-1. Pin Descriptions

Pin Name	Pin #	Power Supply	I/O	Pin Description	Digital Pad Attributes	State at Reset ¹
				Analog I/O		
CP1C1A	E7	_	0	Charge Pump 1 fly-back capacitor 1 pin	_	_
CP1C1B	D8	_	0	Charge Pump 1 fly-back capacitor 1 pin	_	_
CP1C2A	C7	_	0	Charge Pump 1 fly-back capacitor 2 pin	_	_
CP1C2B	B10	_	0	Charge Pump 1 fly-back capacitor 2 pin	_	_
CP1VOUT1N	E9	_	0	Charge Pump 1 negative output 1 decoupling pin	_	Output
CP1VOUT1P	F10	_	0	Charge Pump 1 positive output 1 decoupling pin	_	Output
CP1VOUT2N	A9	_	0	Charge Pump 1 negative output 2 decoupling pin	_	Output
CP1VOUT2P	C9	_	0	Charge Pump 1 positive output 2 decoupling pin	_	Output
CP2CA	J9	_	0	Charge Pump 2 fly-back capacitor pin	_	Output
CP2CB	H8	_	0	Charge Pump 2 fly-back capacitor pin	_	Output
CP2VOUT	J7	_	0	Charge Pump 2 output decoupling pin/supply for LDO2	_	Output
GPSW1N	D16	_	I/O	General-purpose bidirectional switch 1 contact	_	_
GPSW1P	E15	_	I/O	General-purpose bidirectional switch 1 contact	_	_
GPSW2N	G13	_	I/O	General-purpose bidirectional switch 2 contact	_	_
GPSW2P	H14	_	I/O	General-purpose bidirectional switch 2 contact	_	_
HPDET1	D14	_	I/O	Headphone sense 1 input	_	Input
HPDET2	C13	_	I/O	Headphone sense 2 input	_	Input
HPOUT1L	A15	_	0	Left headphone 1 output	_	Output
HPOUT1R	B14	_	0	Right headphone 1 output	_	Output
HPOUT2L	A13	_	0	Left headphone 2 output	_	Output
HPOUT2R	B12	_	0	Right headphone 2 output	_	Output
HPOUT3FB	E11	_	I	HPOUT3L and HPOUT3R ground loop noise rejection feedback	_	Input
HPOUT3L	A11	_	0	Left headphone 3 output	_	Output
HPOUT3R	C11	_	0	Right headphone 3 output	_	Output
IN1ALN	G3	MICVDD	I	Negative differential mic/line input. Also suitable for connection to external accessory interfaces.	_	Input
IN1ALP	E3	MICVDD	I	Single-ended mic/line input/positive differential mic/line input. Also suitable for connection to external accessory interfaces.	_	Input
IN1ARN/ DMICDAT1	A3	MICVDD or MICBIASn [2]	I	Right-channel negative differential mic/line input/DMIC Data Input 1	PD/H	IN1ARN input
IN1ARP/ DMICCLK1	C3	MICVDD or MICBIASn [2]	I/O	Right-channel single-ended mic/line input/ right-channel positive differential mic/line input/DMIC Clock Output 1	_	IN1ARP input
IN1BLN	H4	MICVDD	I	Negative differential mic/line input. Also suitable for connection to external accessory interfaces.	_	Input
IN1BLP	F4	MICVDD	I	Single-ended mic/line input/positive differential mic/line input. Also suitable for connection to external accessory interfaces.	_	Input
IN1BRN	B4	MICVDD	I	Right-channel negative differential mic/line input	_	Input
IN1BRP	D4	MICVDD	I	Right-channel single-ended mic/line input/ right-channel positive differential mic/line input	_	Input



Pin Name	Pin #	Power Supply	I/O	Pin Description	Digital Pad Attributes	State at Reset ¹
IN2ALN/ DMICDAT2	J3	MICVDD or MICBIASn [2]	I	Left-channel negative differential mic/line input/DMIC Data Input 2	PD/H	IN2ALN input
IN2ALP/ DMICCLK2	H2	MICVDD or MICBIASn [2]	I/O	Left-channel single-ended mic/line input/left-channel positive differential mic/line input/DMIC Clock Output 2	_	IN2ALP input
IN2BLN	K2	MICVDD	I	Left-channel negative differential mic/line input	_	Input
IN2BLP	J1	MICVDD	I	Left-channel single-ended mic/line input/left-channel positive differential mic/line input	_	Input
IN2RN	B2	MICVDD	I	Right-channel negative differential mic/line input. Also suitable for connection to external accessory interfaces.	_	Input
IN2RP	D2	MICVDD	I	Right-channel single-ended mic/line input/ right-channel positive differential mic/line input. Also suitable for connection to external accessory interfaces.	_	Input
JACKDET1	D12	AVDD	I	Jack detect input 1	_	Input
JACKDET2	F12	AVDD	I	Jack detect input 2	_	Input
MICBIAS1A	B6	MICVDD	0	Microphone bias 1A	_	Output
MICBIAS1B	D6	MICVDD	0	Microphone bias 1B	_	Output
MICBIAS1C	F6	MICVDD	О	Microphone bias 1C	_	Output
MICBIAS1D	H6	MICVDD	0	Microphone bias 1D	_	Output
MICBIAS2A	C5	MICVDD	0	Microphone bias 2A	_	Output
MICBIAS2B	E5	MICVDD	0	Microphone bias 2B	_	Output
MICBIAS2C	G5	MICVDD	0	Microphone bias 2C	_	Output
MICBIAS2D	K4	MICVDD	0	Microphone bias 2D	_	Output
MICDET1/ HPOUTFB1	F14	_	I/O	Mic/accessory sense input 1/HPOUT ground feedback pin 1	_	Input
MICDET2/ HPOUTFB2	E13	_	I/O	Mic/accessory sense input 2/HPOUT ground feedback pin 2	_	Input
MICDET3/ HPOUTFB3	C15	_	I/O	Mic/accessory sense input 3/HPOUT ground feedback pin 3	_	Input
MICDET4/ HPOUTFB4	B16	_	I/O	Mic/accessory sense input 4/HPOUT ground feedback pin 4	_	Input
MICVDD	A5	_	0	LDO2 output decoupling pin (generated internally by CS47L90). (Can also be used as reference/supply for external microphones.)	_	Output
VREFC	G1	_	0	Band-gap reference external capacitor connection	_	Output
				Digital I/O		
AIF1BCLK/ GPIO16	N15	DBVDD1	I/O	Audio interface 1 bit clock/GPIO16	PU/PD/K/H/ Z/C/OD	GPIO16 input with bus-keeper
AIF1LRCLK/ GPIO18	J13	DBVDD1	I/O	Audio interface 1 left/right clock/GPIO18	PU/PD/K/H/ Z/C/OD	GPIO18 input with bus-keeper
AIF1RXDAT/ GPIO17	L13	DBVDD1	I/O	Audio interface 1 RX digital audio data/GPIO17	PU/PD/K/H/ C/OD	GPIO17 input with bus-keeper
AIF1TXDAT/ GPIO15	M14	DBVDD1	I/O	Audio interface 1 TX digital audio data/GPIO15	PU/PD/K/H/ Z/C/OD	GPIO15 input with bus-keeper
AIF2BCLK/ GPIO20	V12	DBVDD2	I/O	Audio interface 2 bit clock/GPIO20	PU/PD/K/H/ Z/C/OD	GPIO20 input with bus-keeper
AIF2LRCLK/ GPIO22	Y12	DBVDD2	I/O	Audio interface 2 left/right clock/GPIO22	PU/PD/K/H/ Z/C/OD	GPIO22 input with bus-keeper
AIF2RXDAT/ GPIO21	W11	DBVDD2	I/O	Audio interface 2 RX digital audio data/GPIO21	PU/PD/K/H/ C/OD	GPIO21 input with bus-keeper



Pin Name	Pin #	Power Supply	I/O	Pin Description	Digital Pad Attributes	State at Reset ¹
AIF2TXDAT/ GPIO19	AA13	DBVDD2	I/O	Audio interface 2 TX digital audio data/GPIO19	PU/PD/K/H/ Z/C/OD	GPIO19 input with bus-keeper
AIF3BCLK/ GPIO24	U1	DBVDD3	I/O	Audio interface 3 bit clock/GPIO24	PU/PD/K/H/ Z/C/OD	GPIO24 input with bus-keeper
AIF3LRCLK/ GPIO26	L1	DBVDD3	I/O	Audio interface 3 left/right clock/GPIO26	PU/PD/K/H/ Z/C/OD	GPIO26 input with bus-keeper
AIF3RXDAT/ GPIO25	R1	DBVDD3	I/O	Audio interface 3 RX digital audio data/GPIO25	PU/PD/K/H/ C/OD	GPIO25 input with bus-keeper
AIF3TXDAT/ GPIO23	W1	DBVDD3	I/O	Audio interface 3 TX digital audio data/GPIO23	PU/PD/K/H/ Z/C/OD	GPIO23 input with bus-keeper
AIF4BCLK/ GPIO28	Y6	DBVDD3	I/O	Audio interface 4 bit clock/GPIO28	PU/PD/K/H/ Z/C/OD	GPIO28 input with bus-keeper
AIF4LRCLK/ GPIO30	T6	DBVDD3	I/O	Audio interface 4 left/right clock/GPIO30	PU/PD/K/H/ Z/C/OD	GPIO30 input with bus-keeper
AIF4RXDAT/ GPIO29	AB8	DBVDD3	I/O	Audio interface 4 RX digital audio data/GPIO29	PU/PD/K/H/ C/OD	GPIO29 input with bus-keeper
AIF4TXDAT/ GPIO27	AA7	DBVDD3	I/O	Audio interface 4 TX digital audio data/GPIO27	PU/PD/K/H/ Z/C/OD	GPIO27 input with bus-keeper
CIF1MISO	R15	DBVDD1	0	Control interface 1 (SPI) Master In Slave Out data. The CIFMISO is high impedance if CIF1SS is not asserted.	Z/C	Output
CIF1MOSI	R13	DBVDD1	I	Control interface 1 (SPI) Master Out Slave In data	Н	Input
CIF1SCLK	P14	DBVDD1	I	Control interface 1 (SPI) clock input	Н	Input
CIF1SS	N13	DBVDD1	I	Control interface 1 (SPI) slave select (SS)	Н	Input
CIF2SCLK	T16	DBVDD1	ı	Control interface 2 (I ² C) clock input	Н	Input
CIF2SDA	T14	DBVDD1	I/O	Control interface 2 (I ² C) data input and output.	H/OD	Input
CIF3MISO	R3	DBVDD3	0	Control interface 3 (SPI) Master In Slave Out data. The CIFMISO is high impedance if CIF3SS is not asserted.	Z/C	Output
CIF3MOSI	AB4	DBVDD3	I	Control interface 3 (SPI) Master Out Slave In data	Н	Input
CIF3SCLK	V4	DBVDD3	ı	Control interface 3 (SPI) clock input	Н	Input
CIF3SS	U3	DBVDD3	I	Control interface 3 (SPI) slave select (SS)	Н	Input
DMICCLK3/ GPIO35	V6	DBVDD3	I/O	DMIC Clock Output 3/GPIO35	PU/PD/K/H/ C/OD	GPIO35 input with bus-keeper
DMICCLK4/ GPIO31	AA9	DBVDD3	I/O	DMIC Clock Output 4/GPIO31	PU/PD/K/H/ C/OD	GPIO31 input with bus-keeper
DMICCLK5/ GPIO33	U5	DBVDD3	I/O	DMIC Clock Output 5/GPIO33	PU/PD/K/H/ C/OD	GPIO33 input with bus-keeper
DMICDAT3/ GPIO36	W7	DBVDD3	I/O	DMIC Data Input 3/GPIO36	PU/PD/K/H/ C/OD	GPIO36 input with bus-keeper
DMICDAT4/ GPIO32	U7	DBVDD3	I/O	DMIC Data Input 4/GPIO32	PU/PD/K/H/ C/OD	GPIO32 input with bus-keeper
DMICDAT5/ GPIO34	R5	DBVDD3	I/O	DMIC Data Input 5/GPIO34	PU/PD/K/H/ C/OD	GPIO34 input with bus-keeper
GPIO1	M16	DBVDD1	I/O	GPIO1	PU/PD/K/H/ C/OD	GPIO1 input with bus-keeper
GPIO2	R7	DBVDD2	I/O	GPIO2	PU/PD/K/H/ C/OD	GPIO2 input with bus-keeper
GPIO3	AB2	DBVDD3	I/O	GPIO3	PU/PD/K/H/ C/OD	GPIO3 input with bus-keeper
GPIO4	T4	DBVDD3	I/O	GPIO4	PU/PD/K/H/ C/OD	GPIO4 input with bus-keeper
GPIO5	V2	DBVDD3	I/O	GPIO5	PU/PD/K/H/ C/OD	GPIO5 input with bus-keeper



Pin Name	Pin #	Power Supply	I/O	Pin Description	Digital Pad Attributes	State at Reset ¹
GPIO6	T2	DBVDD3	I/O	GPIO6	PU/PD/K/H/ C/OD	GPIO6 input with bus-keeper
GPIO7	W3	DBVDD3	I/O	GPIO7	PU/PD/K/H/ C/OD	GPIO7 input with bus-keeper
GPIO8	Y4	DBVDD3	I/O	GPIO8	PU/PD/K/H/ C/OD	GPIO8 input with bus-keeper
ĪRQ	H12	DBVDD1	0	Interrupt request (IRQ) output (default is active low).	C/OD	Output
MCLK1	K14	DBVDD1	I	Master clock 1	Н	Input
MCLK2	AB14	DBVDD2	I	Master clock 2	Н	Input
MIF1SCLK/ GPIO9	T12	DBVDD1	I/O	Master (I2C) Interface 1 clock output/GPIO9.	PU/PD/K/H/ C/OD	GPIO9 input with bus-keeper
MIF1SDA/ GPIO10	U13	DBVDD1	I/O	Master (I ² C) Interface 1 data input and output/GPIO10.	PU/PD/K/H/ C/OD	GPIO10 input with bus-keeper
MIF2SCLK/ GPIO11	Т8	DBVDD2	I/O	Master (I ² C) Interface 2 clock output/GPIO11.	PU/PD/K/H/ C/OD	GPIO11 input with bus-keeper
MIF2SDA/ GPIO12	V8	DBVDD2	I/O	Master (I ² C) Interface 2 data input and output/GPIO12.	PU/PD/K/H/ C/OD	GPIO12 input with bus-keeper
MIF3SCLK/ GPIO13	P2	DBVDD3	I/O	Master (I ² C) Interface 3 clock output/GPIO13.	PU/PD/K/H/ C/OD	GPIO13 input with bus-keeper
MIF3SDA/ GPIO14	N3	DBVDD3	I/O	Master (I ² C) Interface 3 data input and output/GPIO14.	PU/PD/K/H/ C/OD	GPIO14 input with bus-keeper
RESET	G11	DBVDD1	I	Digital reset input (active low)	PU/PD/K/H	Input with pull-up
SLIMCLK	V14	DBVDD1	I/O	SLIMbus clock I/O	H/C	Input
SLIMDAT1	W15	DBVDD1	I/O	SLIMbus data I/O	H/C	Input
SLIMDAT2	Y16	DBVDD1	I/O	SLIMbus data I/O	H/C	Input
SLIMDAT3	W13	DBVDD1	I/O	SLIMbus data I/O	H/C	Input
SPKCLK/ GPIO37	W9	DBVDD2	I/O	Digital speaker (PDM) clock output/GPIO37.	PU/PD/K/H/ C/OD	GPIO37 input with bus-keeper
SPKDAT/ GPIO38	AB10	DBVDD2	I/O	Digital speaker (PDM) data output/GPIO38.	PU/PD/K/H/ C/OD	GPIO38 input with bus-keeper
TCK	T10	DBVDD2	I	JTAG clock input.	PD/H	Input with pull-down
TDI	R9	DBVDD2	I	JTAG data input.	PD/H	Input with pull-down
TDO	U11	DBVDD2	0	JTAG data output	С	Output
TMS	V10	DBVDD2	I	JTAG mode select input.	PD/H	Input with pull-down
TRST	U9	DBVDD2	I	JTAG test access port reset (active low).	PD/H	Input with pull-down
				Supply		
AGND1	C1			Analog ground (return path for AVDD1)		
AGND2	G15	_	_	Analog ground (return path for AVDD2)	_	_
AVDD1	E1	_	_	Analog supply	_	
AVDD2	F16	_	_	Analog supply	_	_
CPGND	B8	_	_	Charge pump ground (return path for CPVDD1, CPVDD2)	_	_
CPVDD1	A7	_	_	Supply for Charge Pump 1 and Charge Pump 2	_	_
CPVDD2	D10			Secondary supply for Charge Pump 1		



Pin Name	Pin #	Power Supply	I/O	Pin Description	Digital Pad Attributes	State at Reset ¹
DBVDD1	V16	_		Digital buffer (I/O) supply (core functions, AIF1, CIF1, CIF2, SLIMbus, MIF1, GPIO1)	_	_
DBVDD2	AA11	_	_	Digital buffer (I/O) supply (AIF2, PDM, MIF2, MCLK2, GPIO2, JTAG)	_	_
DBVDD3	AA1, AA5	_	_	Digital buffer (I/O) supply (DMIC4–6, AIF3, AIF4, CIF3, MIF3, GPIO3–8)	_	_
DCVDD	P16, AA3, AA15, AB6, AB12	_	_	Digital core supply	_	_
DGND	J15, L15, N1, U15, W5, Y2, Y8, Y10, Y14, AB16	_	_	Digital ground (return path for DCVDD and DBVDDn)	_	_
FLLVDD	K16	_	_	Analog supply (FLL1, FLL2).	_	_
SUBGND	F2, H16	_	_	Substrate ground	_	_
				No Connect		
NC	A1, H10, J5, J11, K6, K8, K10, K12, L3, L5, L7, L9, L11, M2, M4, M6, M8, M10, M12, N5, N7, N9, N11, P4, P6, P8, P10, P12, R11	-	_		_	-

^{1.} Note that the default conditions described are not valid if modified by the boot sequence or by a wake-up control sequence.

^{2.} The analog input functions on these pins are referenced to the MICVDD power domain. The digital input/output functions are referenced to the MICVDD or MICBIAS n power domain, as selected by the applicable INx_DMIC_SUP field.



2 Typical Connection Diagram




Figure 2-1. Typical Connection Diagram



3 Characteristics and Specifications

Table 3-1 defines parameters as they are characterized in this section.

Table 3-1. Parameter Definitions

Parameter	Definition
Channel separation	Left-to-right and right-to-left channel separation is the difference in level between the active channel (driven to maximum full scale output) and the measured signal level in the idle channel at the test signal frequency. The active channel is configured and supplied with an appropriate input signal to drive a full scale output, with signal measured at the output of the associated idle channel.
Common-mode rejection ratio (CMRR)	The ratio of a specified input signal (applied to both sides of a differential input), relative to the output signal that results from it.
Dynamic range (DR)	A measure of the difference between the maximum full scale output signal and the sum of all harmonic distortion products plus noise, with a low-level input signal applied. Typically, an input signal level 60 dB below full scale is used.
Power-supply rejection ratio (PSRR)	The ratio of a specified power supply variation relative to the output signal that results from it. PSRR is measured under quiescent signal path conditions.
Signal-to-noise ratio (SNR)	A measure of the difference in level between the maximum full scale output signal and the output with no input signal applied.
Total harmonic distortion (THD)	The ratio of the RMS sum of the harmonic distortion products in the specified bandwidth ¹ relative to the RMS amplitude of the fundamental (i.e., test frequency) output.
Total harmonic distortion plus noise (THD+N)	The ratio of the RMS sum of the harmonic distortion products plus noise in the specified bandwidth ¹ relative to the RMS amplitude of the fundamental (i.e., test frequency) output.

^{1.}All performance measurements are specified with a 20-kHz low-pass brick-wall filter and, where noted, an A-weighted filter. The low-pass filter removes out-of-band noise.

Table 3-2. Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under electrical characteristics at the test conditions specified.

Parame	eter	Symbol	Minimum	Maximum
Supply voltages		DCVDD [1], FLLVDD [1]	-0.3 V	1.6 V
		CPVDD1, CPVDD2	-0.3 V	2.5 V
		DBVDD1, DBVDD2, DBVDD3, AVDD ^[2] , MICVDD	–0.3 V	5.0 V
Voltage range digital inputs	DBVDD1 domain	_	SUBGND - 0.3 V	DBVDD1 + 0.3 V
	DBVDD2 domain	_	SUBGND – 0.3 V	DBVDD2 + 0.3 V
	DBVDD3 domain	_	SUBGND – 0.3 V	DBVDD3 + 0.3 V
	DMICDAT1-DMICDAT2	_	SUBGND – 0.3 V	MICVDD + 0.3 V
Voltage range analog inputs		IN1Axx, IN2ALx, IN2Rx	SUBGND - 0.3 V	MICVDD + 0.3 V
		IN1Bxx, IN2BLx	SUBGND – 0.9 V	MICVDD + 0.3 V
		MICDETn [3]	SUBGND – 0.3 V	MICVDD + 0.3 V
		HPOUTFBn [3]	SUBGND – 0.3 V	SUBGND + 0.3 V
		JACKDET1, HPDET1, HPDET2	CP1VOUT2N - 0.3 V [5]	AVDD + 0.3 V
		JACKDET2 [4], GPSWnP, GPSWnN	SUBGND – 0.3 V	MICVDD + 0.3 V
Ground		AGND [6], DGND, CPGND	SUBGND - 0.3V	SUBGND + 0.3V
Operating temperature range	,	T _A	−40°C	+85°C
Operating junction temperatu	re	TJ	–40°C	+125°C
Storage temperature after so	ldering	_	–65°C	+150°C



ESD-sensitive device. The CS47L90 is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device. This device is qualified to current JEDEC ESD standards.

- 1. The DCVDD and FLLVDD pins should be tied to a common supply rail. The associated power domain is referred to as DCVDD.
- 2. The AVDD1 and AVDD2 pins should be tied together. The associated power domain is referred to as AVDD.
- 3. The MICDET*n* and HPOUTFB*n* functions share common pins. The absolute maximum rating varies according to the applicable function of each pin. The HPOUTFB*n* ratings are applicable if the HP1_GND_SEL or HP2_GND_SEL bits select the respective pin for HPOUT ground feedback.
- 4.If AVDD > MICVDD (e.g., if LDO2 is disabled), the maximum JACKDET2 voltage is AVDD + 0.3 V.
- 5.CP1VOUT2N is an internal supply, generated by the CS47L90 charge pump (CP1). Its voltage can vary between CPGND and -CPVDD1.
- 6. The AGND1 and AGND2 pins should be tied together. The associated ground domain is referred to as AGND.



Table 3-3. Recommended Operating Conditions

Parameter		Symbol	Minimum	Typical	Maximum	Units
Digital supply range ¹ Digital supply range	Core and FLL I/O	DCVDD [2], FLLVDD [3] DBVDD1, DBVDD2, DBVDD3	1.14 1.71	1.2 —	1.26 3.6 ^[4]	V
Charge pump supply range	CPVDD1 CPVDD2	CPVDD1 CPVDD2	1.71 1.14	1.8 1.2	1.89 1.26	V
Analog supply range 5,6		AVDD	1.71	1.8	1.89	V
Mic bias supply 7		MICVDD	0.9	2.5	3.78	V
Ground ⁸		DGND, AGND, CPGND, SUBGND		0	_	V
Power supply rise time 9,10		DCVDD All other supplies	10 10	_	2000 —	μ S μ S
Operating temperature range		T _A	-40	_	85	°C

Note: There are no power sequencing requirements; the supplies may be enabled and disabled in any order.

- 1. The DCVDD and FLLVDD pins should be tied to a common supply rail. The associated power domain is referred to as DCVDD.
- 2. Sleep mode is supported for when DCVDD is below the limits noted, provided that AVDD and DBVDD1 are present.
- 3.It is recommended to connect a $100-\Omega$ resistor in series with the FLLVDD pin connection. Note that the minimum voltage limit applies at the supply end of the $100-\Omega$ resistor in this case.
- 4. If the SLIMbus interface is enabled, the maximum DBVDD1 voltage is 1.98 V.
- 5. The AVDD1 and AVDD2 pins should be tied together. The associated power domain is referred to as AVDD.
- 6.The AGND1 and AGND2 pins should be tied together. The associated ground domain is referred to as AGND.
- 7.An internal charge pump and LDO (powered by CPVDD1) provide the mic bias supply; the MICVDD pin must not be connected to an external supply.
- 8. The impedance between DGND, AGND, and SUBGND must not exceed 0.1 Ω .
- 9.If the DCVDD rise time exceeds 2 ms, RESET must be asserted during the rise and held asserted until after DCVDD is within the recommended operating limits.
- 10. The specified minimum power supply rise times assume a minimum decoupling capacitance of 100 nF per pin. However, Cirrus Logic strongly advises that the recommended decoupling capacitors are present on the PCB and that appropriate layout guidelines are observed. The specified minimum power supply rise times also assume a maximum PCB inductance of 10 nH between decoupling capacitor and pin.

Table 3-4. Analog Input Signal Level—IN1xx, IN2xx

Test conditions (unless specified otherwise): AVDD = 1.8V; with the exception of the condition noted, the following electrical characteristics are valid across the full range of recommended operating conditions.

Parameter			Typical	Maximum	Units
Full-scale input signal level (0 dBFS output)	Single-ended PGA input, 0 dB PGA gain	_	0.5	_	V_{RMS}
			– 6	_	dBV
	Differential PGA input, 0 dB PGA gain	_	1	_	V_{RMS}
		_	0	_	dBV

Notes

- The full-scale input signal level is also the maximum analog input level, before clipping occurs.
- The full-scale input signal level changes in proportion with AVDD. For differential input, it is calculated as AVDD/1.8.
- A 1.0V_{RMS} differential signal equates to 0.5V_{RMS}/–6dBV per input.
- · A sinusoidal input signal is assumed.

Table 3-5. Analog Input Pin Characteristics

Test conditions (unless specified otherwise): $T_A = +25^{\circ}C$; with the exception of the condition noted, the following electrical characteristics are valid across the full range of recommended operating conditions.

Parameter			Typical	Maximum	Units
Input resistance	Single-ended PGA input, All PGA gain settings	9	11	_	kΩ
	Differential PGA input, All PGA gain settings	17	22		$k\Omega$
Input capacitance		_	_	5	pF

Table 3-6. Analog Input Gain—Programmable Gain Amplifiers (PGAs)

The following electrical characteristics are valid across the full range of recommended operating conditions.

Parameter	Minimum	Typical	Maximum	Units
Minimum programmable gain	_	0	_	dB
Maximum programmable gain	_	31	_	dB
Programmable gain step size Guaranteed	monotonic —	1	_	dB



Table 3-7. Digital Input Signal Level—DMICDATn

The following electrical characteristics are valid across the full range of recommended operating conditions.

Parameter	Minimum	Typical	Maximum	Units
Full-scale input signal level (0 dBFS output) 0 dB gain	_	-6	_	dBFS

Note: The DMIC input signal level is measured in dBFS, where 0 dBFS is a signal level equal to the full-scale range (FSR) of the PDM input. The FSR is defined as the amplitude of a 1 kHz sine wave whose positive and negative peaks are represented by the maximum and minimum digital codes respectively—this is the largest 1-kHz sine wave that can fit in the digital output range without clipping. Note that, because the definition of FSR is based on a sine wave, the PDM data format can support signals larger than 0 dBFS.

Table 3-8. Output Characteristics

The following electrical characteristics are valid across the full range of recommended operating conditions.

Parameter			Minimum	Typical	Maximum	Units
Line/headphone/earpiece	Load resistance	Normal operation, Single-Ended Mode	6	_	_	Ω
output driver (HPOUTnL,		Normal operation, Differential (BTL) Mode	15	_	_	Ω
HPOUTnR)		Device survival with load applied indefinitely		_	_	Ω
	Load capacitance	Single-Ended Mode	_	_	500	pF
		Differential (BTL) Mode	_		200	рF

Table 3-9. Input/Output Path Characteristics

Test conditions (unless specified otherwise): DBVDD1 = DBVDD2 = DBVDD3 = CPVDD1 = AVDD = 1.8 V, DCVDD = FLLVDD = CPVDD2 = 1.2 V; MICVDD = 3.1 V (powered from internal LDO); T_A = +25°C; 1 kHz sinusoid signal; Fs = 48 kHz; PGA gain = 0 dB, 24-bit audio data.

	Parameter		Min	Тур	Max	Units
Line/headphone/earpiece output driver (HPOUT <i>n</i> L, HPOUT <i>n</i> R)	DC offset at Load	Single-ended mode Differential (BTL) mode	_	50 75		μV μV
Analog input paths (INnL, INnR) to ADC (Differential Input Mode)		20 Hz to 20 kHz, 48 kHz sample rate 20 Hz to 8 kHz, 16 kHz sample rate	91 —	98 104		dB dB
	THD, defined in Table 3-1	–1 dBV input		-87	_	dB
	THD+N, defined in Table 3-1	–1 dBV input	_	-88	-79	dB
	Channel separation (L/R), defined in Table 3-	100 Hz to 10 kHz	_	109	_	dB
	Input-referred noise floor	A-weighted, PGA gain = +20 dB	_	2.7	_	μV_{RMS}
	CMRR, defined in Table 3-1	PGA gain = +30 dB PGA gain = 0 dB		79 70	_	dB dB
	PSRR (DBVDDn, CPVDD1, AVDD), defined in Table 3-1	100 mV (peak-peak) 217 Hz 100 mV (peak-peak) 10 kHz		93 77	_	dB dB
	PSRR (DCVDD, FLLVDD, CPVDD2), defined in Table 3-1	100 mV (peak-peak) 217 Hz 100 mV (peak-peak) 10 kHz	_	98 83	_	dB dB
Analog input paths (IN <i>n</i> LP, IN <i>n</i> RP) to ADC (Single-Ended	SNR (A-weighted), defined in Table 3-1	20 Hz to 20 kHz, 48 kHz sample rate 20 Hz to 8 kHz, 16 kHz sample rate	87 —	97 102	_	dB dB
Input Mode)	THD, defined in Table 3-1	–7dB V input	_	-86	_	dB
	THD+N, defined in Table 3-1	–7dB V input	_	-85	-78	dB
	Channel separation (L/R), defined in Table 3-	100 Hz to 10 kHz	_	107	_	dB
	Input-referred noise floor	A-weighted, PGA gain = +20 dB	_	2	-	μV_{RMS}
	PSRR (DBVDD <i>n</i> , CPVDD1, AVDD), defined in Table 3-1	100 mV (peak-peak) 217 Hz 100 mV (peak-peak) 10 kHz	_	77 52		dB dB
	PSRR (DCVDD, FLLVDD, CPVDD2), defined in Table 3-1	100 mV (peak-peak) 217 Hz 100 mV (peak-peak) 10 kHz		96 74	_	dB dB
Analog input paths (IN2L, IN2R)	SNR, defined in Table 3-1	A-weighted	_	88	_	dB
to ADC (Differential Input,	THD, defined in Table 3-1	–4 dBV input		-82	_	dB
Low Power Mode)	THD+N, defined in Table 3-1	–4 dBV input		-81	-	dB
	Channel separation (L/R), defined in Table 3-			98	-	dB
	Input-referred noise floor	A-weighted, PGA gain = +15 dB		7.2		μV_{RMS}
	CMRR, defined in Table 3-1	PGA gain = +30 dB PGA gain = 0 dB		81 70	11	dB dB
	PSRR (DBVDD <i>n</i> , CPVDD1, AVDD), defined in Table 3-1	100 mV (peak-peak) 217 Hz 100 mV (peak-peak) 10 kHz	_	81 47	_	dB dB
	PSRR (DCVDD, FLLVDD, CPVDD2), defined in Table 3-1	100 mV (peak-peak) 217 Hz 100 mV (peak-peak) 10 kHz	_	96 65		dB dB



Table 3-9. Input/Output Path Characteristics (Cont.)

Test conditions (unless specified otherwise): DBVDD1 = DBVDD2 = DBVDD3 = CPVDD1 = AVDD = 1.8 V, DCVDD = FLLVDD = CPVDD2 = 1.2 V; MICVDD = 3.1 V (powered from internal LDO); T_A = +25°C; 1 kHz sinusoid signal; Fs = 48 kHz; PGA gain = 0 dB, 24-bit audio data.

	Parameter		Min	Тур	Max	Units
DAC to line output (HPOUT n L, HPOUT n R; Load = 10 k Ω ,	Full-scale output signal level	0 dBFS input		1 0		V _{RMS} dBV
50 pF)	SNR, defined in Table 3-1	A-weighted, output signal = 1 V _{RMS}	_	127	_	dB
	Dynamic range, defined in Table 3-1	A-weighted, -60 dBFS input	107	115	_	dB
	THD, defined in Table 3-1	0 dBFS input	_	-97	_	dB
	THD+N, defined in Table 3-1	0 dBFS input		-94	-85	dB
	Channel separation (L/R), defined in Table 3-1			105	_	dB
	Output noise floor	A-weighted	_	0.45	_	μV_{RMS}
	PSRR (DBVDDn, CPVDD1, AVDD),	100 mV (peak-peak) 217 Hz		124	_	dB
	defined in Table 3-1	100 mV (peak-peak) 10 kHz	_	95	_	dB
	PSRR (DCVDD, FLLVDD, CPVDD2),	100 mV (peak-peak) 217 Hz	_	126	_	dB
	defined in Table 3-1	100 mV (peak-peak) 10 kHz	_	90	_	dB
DAC to headphone output	Maximum output power	0.1% THD+N	_	33	_	mW
(HPOUT <i>n</i> L, HPOUT <i>n</i> R;	SNR, defined in Table 3-1	A-weighted, output signal = 1 V _{RMS}	_	127	_	dB
$R_L = 32 \Omega$)	Dynamic range, defined in Table 3-1	A-weighted, -60 dBFS input	107	115	_	dB
	THD, defined in Table 3-1	P _O = 20 mW	_	-97	_	dB
	THD+N, defined in Table 3-1	P _O = 20 mW	_	-93	-85	dB
	THD, defined in Table 3-1	P _O = 2 mW	_	-92	_	dB
	THD+N, defined in Table 3-1	P _O = 2 mW		-90	_	dB
	Channel separation (L/R), defined in Table 3-1			102	_	dB
	Output noise floor	A-weighted		0.45	_	μV_{RMS}
	PSRR (DBVDDn, CPVDD1, AVDD),	100 mV (peak-peak) 217 Hz		124	_	dB
	defined in Table 3-1	100 mV (peak-peak) 10 kHz		95		dB
	PSRR (DCVDD, FLLVDD, CPVDD2),	100 mV (peak-peak) 217 Hz	_	126	_	dB
	defined in Table 3-1	100 mV (peak-peak) 10 kHz	_	90		dB
DAC to headphone output	Maximum output power	0.1% THD+N		46	_	mW
(HPOUT <i>n</i> L, HPOUT <i>n</i> R;	SNR, defined in Table 3-1	A-weighted, output signal = 1 V_{RMS}		127	_	dB
$R_L = 16 \Omega$)	Dynamic range, defined in Table 3-1	A-weighted, –60 dBFS input	107	115	_	dB
	THD, defined in Table 3-1	P _O = 20 mW	_	-94	_	dB
	THD+N, defined in Table 3-1	P _O = 20 mW	_	-89	-85	dB
	THD, defined in Table 3-1	P _O = 2 mW	_	-88	_	dB
	THD+N, defined in Table 3-1	P _O = 2 mW	_	-86	_	dB
	Channel separation (L/R), defined in Table 3-1	100 Hz to 10 kHz	_	100	_	dB
	Output noise floor	A-weighted	_	0.45	_	μV_{RMS}
	PSRR (DBVDDn, CPVDD1, AVDD),	100 mV (peak-peak) 217 Hz		124	_	dB
	defined in Table 3-1	100 mV (peak-peak) 10 kHz		95	_	dB
	PSRR (DCVDD, FLLVDD, CPVDD2),	100 mV (peak-peak) 217 Hz		126	_	dB
	defined in Table 3-1	100 mV (peak-peak) 10 kHz		90	_	dB
DAC to earpiece output	Maximum output power	0.1% THD+N		109	_	mW
(HPOUT n L, HPOUT n R, Mono Mode, R ₁ = 32 Ω BTL)	SNR, defined in Table 3-1	A-weighted, output signal = $2 V_{RMS}$		128	_	dB
Mode, N _L = 32 12 B1L)	Dynamic range, defined in Table 3-1	A-weighted, -60 dBFS input		119	_	dB
	THD, defined in Table 3-1	$P_O = 75 \text{ mW}$		-92	_	dB
	THD+N, defined in Table 3-1	P _O = 75 mW		-88	_	dB
	THD, defined in Table 3-1	$P_O = 5 \text{ mW}$		-86	_	dB
	THD+N, defined in Table 3-1	P _O = 5 mW	_	-86	_	dB
	Output noise floor	A-weighted	_	0.60	_	μV_{RMS}
	PSRR (DBVDDn, CPVDD1, AVDD),	100 mV (peak-peak) 217 Hz		125	_	dB
	defined in Table 3-1	100 mV (peak-peak) 10 kHz		79		dB
	PSRR (DCVDD, FLLVDD, CPVDD2),	100 mV (peak-peak) 217 Hz		126		dB
	defined in Table 3-1	100 mV (peak-peak) 10 kHz	<u> </u>	86	—	dB



Table 3-9. Input/Output Path Characteristics (Cont.)

Test conditions (unless specified otherwise): DBVDD1 = DBVDD2 = DBVDD3 = CPVDD1 = AVDD = 1.8 V, DCVDD = FLLVDD = CPVDD2 = 1.2 V; MICVDD = 3.1 V (powered from internal LDO); T_A = +25°C; 1 kHz sinusoid signal; Fs = 48 kHz; PGA gain = 0 dB, 24-bit audio data.

	Parameter		Min	Тур	Max	Units
DAC to earpiece output	Maximum output power	0.1% THD+N	_	130	_	mW
(HPOUT <i>n</i> L, HPOUT <i>n</i> R, Mono Mode, $R_L = 16 \Omega BTL$)	SNR, defined in Table 3-1	A-weighted, output signal = 2 V _{RMS}	_	128	_	dB
	Dynamic range, defined in Table 3-1	A-weighted, -60 dBFS input	110	119	_	dB
	THD, defined in Table 3-1	$P_O = 75 \text{ mW}$	_	-96		dB
	THD+N, defined in Table 3-1	$P_O = 75 \text{ mW}$	_	-95	_	dB
	THD, defined in Table 3-1	$P_O = 5 \text{ mW}$	_	-94	_	dB
	THD+N, defined in Table 3-1	$P_O = 5 \text{ mW}$	_	-92		dB
	Output noise floor	A-weighted	_	0.60		μV_{RMS}
	PSRR (DBVDDn, CPVDD1, AVDD),	100 mV (peak-peak) 217 Hz		125	_	dB
	defined in Table 3-1	100 mV (peak-peak) 10 kHz		79	_	dB
	PSRR (DCVDD, FLLVDD, CPVDD2),	100 mV (peak-peak) 217 Hz		126	_	dB
	defined in Table 3-1	100 mV (peak-peak) 10 kHz	_	86	_	dB

Table 3-10. Digital Input/Output

The following electrical characteristics are valid across the full range of recommended operating conditions.

	Parameter		Minimum	Typical	Maximum	Units
Digital I/O (except	Input HIGH level	V _{DBVDDn} = 1.71–1.98 V	$0.75 \times \text{DBVDD}n$	_	_	V
DMICDAT1/2 and		$V_{DBVDDn} = 2.5 \text{ V } \pm 10\%$	$0.8 \times DBVDDn$	_	_	V
DMICCLK1/2) 1,2		$V_{DBVDDn} = 3.3 V \pm 10\%$	$0.7 \times DBVDDn$	_	_	V
	Input LOW level	V _{DBVDDn} = 1.71–1.98 V	_	_	$0.3 \times \text{DBVDD}n$	V
		$V_{DBVDDn} = 2.5 V \pm 10\%$	_	_	$0.25 \times DBVDDn$	
		$V_{DBVDDn} = 3.3 V \pm 10\%$		l	$0.2 \times DBVDDn$	V
	Output HIGH level	V _{DBVDDn} = 1.71–1.98 V	$0.75 \times \text{DBVDD}n$		_	V
	(I _{OH} = 1 mA)	$V_{DBVDDn} = 2.5 \text{ V } \pm 10\%$		_	_	V
		$V_{DBVDDn} = 3.3 \text{ V} \pm 10\%$			_	V
	Output LOW level	V _{DBVDDn} = 1.71–1.98 V	_		$0.25 \times \text{DBVDD}n$	
	$(I_{OL} = 1mA)$	$V_{DBVDDn} = 2.5 V \pm 10\%$		_	$0.3 \times \text{DBVDD}n$	V
		$V_{DBVDDn} = 3.3 \text{ V} \pm 10\%$	_	_	$0.15 \times DBVDDn$	
	Input capacitance		_	_	5	pF
	Input leakage		-10	_	10	μΑ
	Pull-up/pull-down resistance (v	where applicable)	36	_	50	kΩ
DMIC I/O	DMICDATn input HIGH level		$0.65 \times V_{SUP}$	_	_	V
(DMICDAT1/2 and	DMICDATn input LOW level		_	_	$0.35 \times V_{SUP}$	V
DMICCLK1/2) ^{2,3}	DMICCLKn output HIGH level	I _{OH} = 1 mA	$0.8 \times V_{SUP}$	_	_	V
	DMICCLKn output LOW level	$I_{OL} = -1 \text{ mA}$	_		0.2 × V _{SUP}	V
	Input capacitance		_	25		pF
	Input leakage		-1	_	1	μА
GPIOn	Clock output frequency	GPIO pin as OPCLK or FLL output	_	_	50	MHz

^{1.} Digital I/O is referenced to DBVDD1, DBVDD2, or DBVDD3.

^{2.} Note that digital input pins should not be left unconnected or floating.

^{3.}DMICDAT1/2 and DMICCLK1/2 are referenced to a selectable supply, V_{SUP}, according to the INn_DMIC_SUP fields.



Table 3-11. Miscellaneous Characteristics

Test conditions (unless specified otherwise): DBVDD1 = DBVDD2 = CPVDD1 = AVDD = 1.8 V, DCVDD = FLLVDD = CPVDD2 = 1.2 V; MICVDD = 3.1 V (powered from internal LDO); T_A = +25°C; 1 kHz sinusoid signal; Fs = 48 kHz; PGA gain = 0 dB, 24-bit audio data.

	Parameter	Min	Тур	Max	Units
Microphone bias (MICBIAS <i>nx</i>) ¹	Minimum bias voltage ² Maximum bias voltage Bias voltage output step size Bias voltage accuracy	 _5%	1.5 2.8 0.1	 +5%	V V V
	Bias current ³ Regulator Mode (MICB <i>n_</i> BYPASS = 0), V _{MICVDD} – V _{MICBIAS} >200 mV Bypass Mode (MICB <i>n_</i> BYPASS = 1)		_	2.4 5.0	mA mA
	Output noise density Regulator Mode (MICBn_BYPASS = 0), MICBn_LVL = 0x4, Load current = 1 mA, Measured at 1 kHz		50	_	nV/√Hz
	Integrated noise voltage Regulator Mode (MICB n _BYPASS = 0), MICB n _LVL = 0x4, Load current = 1 mA, 100 Hz to 7 kHz, A-weighted		4	_	μV_{RMS}
	PSRR (DBVDDn, CPVDD1, AVDD), defined in Table 3-1 100 mV (peak-peak) 217 Hz 100 mV (peak-peak) 10 kHz	_	105 95	_ _	dB dB
	PSRR (DCVDD, FLLVDD, CPVDD2), defined in Table 3-1 100 mV (peak-peak) 217 Hz 100 mV (peak-peak) 10 kHz		99 92	_	dB dB
	Load capacitance ³ Regulator Mode (MICB <i>n_</i> BYPASS = 0), MICB <i>n_</i> EXT_CAP = 0 Regulator Mode (MICB <i>n_</i> BYPASS = 0), MICB <i>n_</i> EXT_CAP = 1	— 0.1	1.0	50 10	pF μF
	Output discharge resistance $MICBnx_ENA = 0$, $MICBnx_DISCH = 1$	_	2	_	kΩ
General-purpose switch ⁴	Switch resistance Switch closed, I = 1 mA Switch open	_ _	40 100	_ _	Ω M Ω
External Accessory Detect	Headphone detection load impedance range: Detection via HPDET1 (HPD_SENSE_ HPD_IMPEDANCE_RANGE = 01 SEL = 100) or HPDET2 (HPD_SENSE_ HPD_IMPEDANCE_RANGE = 10 SEL = 101) HPD_IMPEDANCE_RANGE = 11	4 8 100 1000	 	30 100 1000 10000	Ω Ω Ω
	Headphone detection load impedance range: Detection via MICDETn or JACKDETn pins	400		6000	Ω
	Headphone detection accuracy: HPD_IMPEDANCE_RANGE = 01 or 10 (HPD_DACVAL, HPD_SENSE_SEL = 100 or 10 HPD_IMPEDANCE_RANGE = 00 or 11 101)	–5 –10		+5 +10	% %
	Headphone detection accuracy (HPD_LVL, HPD_SENSE_SEL = 0XX or 11X)	-20		+20	%
	Microphone impedance detection range: for MICD $n_LVL[0] = 1$ (MICD $n_ADC_MODE = 0$, 2.2 k Ω ±2% MICBIAS resistor. 5) for MICD $n_LVL[1] = 1$ for MICD $n_LVL[2] = 1$ for MICD $n_LVL[3] = 1$ for MICD $n_LVL[3] = 1$	0 110 210 360 1000	11111	70 180 290 680 30000	Ω Ω Ω Ω
	Jack-detection input threshold voltage (JACKDETn) Detection on JACKDET1, Jack insertion Detection on JACKDET1, Jack removal Detection on JACKDET2, Jack insertion Detection on JACKDET2, Jack removal	1111	0.9 1.65 0.27 0.9	_ _ _	> > >
MICVDD Charge	Output voltage	0.9	2.7	3.3	V
Pump and Regulator (CP2 and LDO2)	Programmable output voltage step size LDO2_VSEL = 0x00-0x14 (0.9-1.4V) LDO2_VSEL = 0x14 to 0x27 (1.4 V-3.3 V)		25 100	_	mV mV
and LDO2)	Maximum output current	_	8	_	mA
	Start-up time 4.7 μF on MICVDD		1.0	2.5	ms
Frequency-Lock ed Loop (FLL1,	Output frequency FLL output as SYSCLK or ASYNCCLK source FLL output as DSPCLK source	90 135		98.3 150	MHz MHz
FLL2)	Lock Time $F_{REF} = 32 \text{ kHz}, F_{OUT} \text{ (DSPCLK source)} = 147.456 \text{ MHz}$ $F_{REF} = 12 \text{ MHz}, F_{OUT} \text{ (DSPCLK source)} = 147.456 \text{ MHz}$		5 1		ms ms
RESET pin input	RESET input pulse width ⁶	1	_	_	μS

^{1.}No capacitor on MICBIASnx. In Regulator Mode, it is required that V_{MICVDD} – V_{MICBIAS} > 200 mV.

^{2.} Regulator Mode (MICBn_BYPASS = 0), Load current ≤ 1.0 mA.

^{3.} Bias current and load capacitance specifications are per MICBIAS generator (MICBIAS1 or MICBIAS2).

^{4.} The GPSWnN pin voltage must not exceed GPSWnP + 0.3 V. See Table 3-2 for voltage limits applicable to the GPSWnP and GPSWnN pins.

^{5.} These characteristics assume no other component is connected to MICDETn.

^{6.} To trigger a hardware reset, the RESET input must be asserted for longer than this duration.



Table 3-12. Device Reset Thresholds

The following electrical characteristics are valid across the full range of recommended operating conditions.

Parameter	•	Symbol	Minimum	Typical	Maximum	Units
AVDD reset threshold	V_{AVDD} rising	V_{AVDD}		_	1.66	V
	V _{AVDD} falling		1.06		1.44	V
DCVDD reset threshold	V _{DCVDD} rising	V_{DCVDD}	_	_	1.04	V
	V _{DCVDD} falling		0.49	_	0.64	V
DBVDD1 Reset threshold	V _{DBVDD1} rising	V_{DBVDD1}	_	_	1.66	V
	V _{DBVDD1} falling		1.06		1.44	V

Note: The reset thresholds are derived from simulations only, across all operational and process corners. Device performance is not assured outside the voltage ranges defined in Table 3-3.

Table 3-13. System Clock and Frequency-Locked Loop (FLL)

The following timing information is valid across the full range of recommended operating conditions.

	Pa	rameter	Minimum	Typical	Maximum	Units
Master clock	MCLK cycle time	MCLK as input to FLL, FLLn_REFCLK_DIV = 00	74	_	_	ns
timing (MCLK1,		MCLK as input to FLL, FLLn_REFCLK_DIV = 01	37	_	_	ns
MCLK2) 1		MCLK as input to FLL, $FLLn$ _REFCLK_DIV = 10	18	_	_	ns
		MCLK as input to FLL, FLLn_REFCLK_DIV = 11	12.5		_	ns
		MCLK as direct SYSCLK or ASYNCCLK source	40	_	_	ns
	MCLK duty cycle	MCLK as input to FLL	80:20	_	20:80	%
		MCLK as direct SYSCLK or ASYNCCLK source	60:40	_	40:60	%
Frequency-locked	FLL input frequency	FLLn_REFCLK_DIV = 00	0.032	_	13.5	MHz
loop (FLL1, FLL2,		FLL_n REFCLK_DIV = 01	0.064	_	27	MHz
FLL_AO)		FLL_n REFCLK_DIV = 11	0.128		54	MHz
		$FLLn_REFCLK_DIV = 11$	0.256	_	80	MHz
	FLL synchronizer input	$FLL_n_SYNCCLK_DIV = 00$	0.032	_	13.5	MHz
	frequency	$FLLn_SYNCCLK_DIV = 01$	0.064	_	27	MHz
		$FLLn_SYNCCLK_DIV = 10$	0.128	_	54	MHz
		$FLL_n_SYNCCLK_DIV = 11$	0.256	_	80	MHz
Internal clocking	SYSCLK frequency	SYSCLK_FREQ = 000, SYSCLK_FRAC = 0	-1%	6.144	+1%	MHz
		SYSCLK_FREQ = 000, SYSCLK_FRAC = 1	-1%	5.6448	+1%	MHz
		SYSCLK_FREQ = 001, SYSCLK_FRAC = 0	-1%	12.288	+1%	MHz
		SYSCLK_FREQ = 001, SYSCLK_FRAC = 1	-1%	11.2896	+1%	MHz
		SYSCLK_FREQ = 010, SYSCLK_FRAC = 0	-1%	24.576	+1%	MHz
		SYSCLK_FREQ = 010, SYSCLK_FRAC = 1	-1%	22.5792	+1%	MHz
		SYSCLK_FREQ = 011, SYSCLK_FRAC = 0	-1%	49.152	+1%	MHz
		SYSCLK_FREQ = 011, SYSCLK_FRAC = 1	-1%	45.1584	+1%	MHz
		SYSCLK_FREQ = 100, SYSCLK_FRAC = 0	-1%	98.304	+1%	MHz
		SYSCLK_FREQ = 100, SYSCLK_FRAC = 1	-1%	90.3168	+1%	MHz
	ASYNCCLK frequency	ASYNC_CLK_FREQ = 000	-1%	6.144	+1%	MHz
		10)/10 OUV FDF0 004	-1%	5.6448	+1%	MHz
		ASYNC_CLK_FREQ = 001	-1%	12.288	+1%	MHz
		ACVAIC CLK EDEC - 040	-1%	11.2896	+1%	MHz
		ASYNC_CLK_FREQ = 010	-1%	24.576 22.5792	+1% +1%	MHz
		ASVNC CLK EDEC - 011	–1% –1%	49.152	+1%	MHz MHz
		ASYNC_CLK_FREQ = 011	-1% -1%	49.152 45.1584	+1%	MHz
		ASYNC_CLK_FREQ = 100	-1% -1%	98.304	+1%	MHz
		ASTING_CLR_FREQ - 100	-1% -1%	90.3168	+1%	MHz
	DSDCLK frequency		5	30.3100	150	MHz
	DSPCLK frequency		ວ	_	150	IVITZ

^{1.}If MCLK1 or MCLK2 is selected as a source for SYSCLK or ASYNCCLK (either directly or via one of the FLLs), the frequency must be within 1% of the applicable SYSCLK_FREQ or ASYNC_CLK_FREQ setting.



Table 3-14. Digital Microphone (DMIC) Interface Timing

The following timing information is valid across the full range of recommended operating conditions.

Parameter ¹	Symbol	Minimum	Typical	Maximum	Units
DMICCLKn cycle time	t _{CY}	160	163	1432	ns
DMICCLKn duty cycle	_	45	_	55	%
DMICCLKn rise/fall time (25-pF load, 1.8-V supply)	t _r , t _f	5	_	30	ns
DMICDATn (left) setup time to falling DMICCLK edge	t _{LSU}	15	_	_	ns
DMICDATn (left) hold time from falling DMICCLK edge	t _{LH}	0	_	_	ns
DMICDATn (right) setup time to rising DMICCLK edge	t _{RSU}	15	_	_	ns
DMICDATn (right) hold time from rising DMICCLK edge	t _{RH}	0	_	_	ns

Note: The voltage reference for the IN1 and IN2 DMIC interfaces is selectable, using the IN*n*_DMIC_SUP fields—each interface may be referenced to MICVDD, MICBIAS1, or MICBIAS2.

1.DMIC interface timing





Table 3-15. Digital Speaker (PDM) Interface Timing

The following timing information is valid across the full range of recommended operating conditions.

	Parameter	Symbol	Minimum	Typical	Maximum	Units
Mode A 1	SPKCLK cycle time	t _{CY}	160	163	358	ns
	SPKCLK duty cycle	_	45	_	55	%
	SPKCLK rise/fall time (25-pF load)	t _r , t _f	2	_	8	ns
	SPKDAT set-up time to SPKCLK rising edge (left channel)	t _{LSU}	30		_	ns
	SPKDAT hold time from SPKCLK rising edge (left channel)	t _{LH}	30	_	_	ns
	SPKDAT set-up time to SPKCLK falling edge (right channel)	t _{RSU}	30		_	ns
	SPKDAT hold time from SPKCLK falling edge (right channel)	t _{RH}	30		_	ns
Mode B ²	SPKCLK cycle time	t _{CY}	160	163	358	ns
	SPKCLK duty cycle	_	45	_	55	%
	SPKCLK rise/fall time (25-pF load)	t _r , t _f	2		8	ns
	SPKDAT enable from SPKCLK rising edge (right channel)	t _{REN}	_	_	15	ns
	SPKDAT disable to SPKCLK falling edge (right channel)	t _{RDIS}	_		5	ns
	SPKDAT enable from SPKCLK falling edge (left channel)	t _{LEN}	_	_	15	ns
	SPKDAT disable to SPKCLK rising edge (left channel)	t _{LDIS}	_	_	5	ns

^{1.} Digital speaker (PDM) interface timing—Mode A





2. Digital speaker (PDM) interface timing—Mode B





Table 3-16. Digital Audio Interface—Master Mode

Test conditions (unless specified otherwise): C_{LOAD} = 25 pF (output pins); BCLK slew (10% to 90%) = 3.7–5.6 ns; with the exception of the conditions noted, the following electrical characteristics are valid across the full range of recommended operating conditions.

	Parameter ¹	Symbol	Minimum	Typical	Maximum	Units
Master Mode	AIFnBCLK cycle time	t _{BCY}	40	_	_	ns
	AIFnBCLK pulse width high	t _{BCH}	18	_		ns
	AIFnBCLK pulse width low	t _{BCL}	18	_	_	ns
	AIF <i>n</i> LRCLK propagation delay from BCLK falling edge ²	t _{LRD}	0	_	8.3	ns
	AIFnTXDAT propagation delay from BCLK falling edge	t _{DD}	0	_	5	ns
	AIFnRXDAT setup time to BCLK rising edge	t _{DSU}	11	_	_	ns
	AIF nRXDAT hold time from BCLK rising edge	t _{DH}	0	_		ns
Master Mode,	AIFnLRCLK setup time to BCLK rising edge	t _{LRSU}	14	_	_	ns
Slave LRCLK	AIFnLRCLK hold time from BCLK rising edge	t _{LRH}	0	_	_	ns

Notes: The descriptions above assume noninverted polarity of AIF*n*BCLK.

^{1.} Digital audio interface timing—Master Mode. Note that BCLK and LRCLK outputs can be inverted if required; the figure shows the default, noninverted polarity.



2. The timing of the AIF nLRCLK signal is selectable. If the LRCLK advance option is enabled, the LRCLK transition is timed relative to the preceding BCLK edge. Under the required condition that BCLK is inverted in this case, the LRCLK transition is still timed relative to the falling BCLK edge.




Table 3-17. Digital Audio Interface—Slave Mode

The following timing information is valid across the full range of recommended operating conditions, unless otherwise noted.

	Parameter 1,2	Symbol	Min	Тур	Max	Units
AIFnBCLK cycle time		t _{BCY}	40	_	_	ns
AIFnBCLK pulse width high	BCLK as direct SYSCLK or ASYNCCLK source	t _{BCH}	16	_	_	ns
	All other conditions	t _{BCH}	14	_	_	ns
AIFnBCLK pulse width low	BCLK as direct SYSCLK or ASYNCCLK source	t_{BCL}	16	_	_	ns
	All other conditions	t _{BCL}	14	_	_	ns
C_{LOAD} = 15 pF (output pins),	AIF nLRCLK set-up time to BCLK rising edge	t_{LRSU}	7	_	_	ns
BCLK slew (10%–90%) = 3 ns	AIF nLRCLK hold time from BCLK rising edge	t_{LRH}	0			ns
	AIFnTXDAT propagation delay from BCLK falling edge	t _{DD}	0	_	12.2	ns
	AIFnRXDAT set-up time to BCLK rising edge	t _{DSU}	2	_		ns
	AIFnRXDAT hold time from BCLK rising edge	t _{DH}	0	_		ns
	Master LRCLK, AIF nLRCLK propagation delay from BCLK falling edge	t _{LRD}	_	_	14.8	ns
C _{LOAD} = 25 pF (output pins),	AIF nLRCLK set-up time to BCLK rising edge	t _{LRSU}	7	_		ns
BCLK slew (10%–90%) = 6 ns	AIFnLRCLK hold time from BCLK rising edge	t _{LRH}	0	_		ns
	AIFnTXDAT propagation delay from BCLK falling edge	t _{DD}	0	_	14.2	ns
	AIFnRXDAT set-up time to BCLK rising edge	t _{DSU}	2	_		ns
	AIF nRXDAT hold time from BCLK rising edge	t _{DH}	0	_		ns
	Master LRCLK, AIF nLRCLK propagation delay from BCLK falling edge	t _{LRD}	_	_	15.9	ns

Note: The descriptions above assume noninverted polarity of AIF*n*BCLK.

^{1.} Digital audio interface timing—Slave Mode. Note that BCLK and LRCLK inputs can be inverted if required; the figure shows the default, noninverted polarity.



2.If AIF nBCLK or AIF nLRCLK is selected as a source for SYSCLK or ASYNCCLK (either directly or via one of the FLLs), the frequency must be within 1% of the applicable SYSCLK_FREQ or ASYNC_CLK_FREQ setting.

Table 3-18. Digital Audio Interface Timing—TDM Mode

The following timing information is valid across the full range of recommended operating conditions, unless otherwise noted.

Par	Min	Тур	Max	Units	
Master Mode— C_{LOAD} (AIF $nTXDAT$) = 15 to	AIFnTXDAT enable time from BCLK falling edge	0	_	_	ns
25 pF. BCLK slew (10%–90%) = 3.7ns to 5.6 ns.	AIFnTXDAT disable time from BCLK falling edge	_	_	6	ns
ES/IB \ , , , ,	AIFnTXDAT enable time from BCLK falling edge	2	_	-	ns
BCLK slew (10%–90%) = 3 ns	AIFnTXDAT disable time from BCLK falling edge	_	_	12.2	ns
	AIFnTXDAT enable time from BCLK falling edge	2	_	_	ns
BCLK slew (10%–90%) = 6 ns	AIFnTXDAT disable time from BCLK falling edge	_	_	14.2	ns

Note: If TDM operation is used on the AIF*n*TXDAT pins, it is important that two devices do not attempt to drive the AIF*n*TXDAT pin simultaneously. To support this requirement, the AIF*n*TXDAT pins can be configured to be tristated when not outputting data.

 Digital audio interface timing— TDM Mode. The timing of the AIFnTXDAT tristating at the start and end of the data transmission is shown.






Table 3-19. Control Interface Timing—Two-Wire (I²C) ModeThe following timing information is valid across the full range of recommended operating conditions.

	Parameter ¹	Symbol	Min	Тур	Max	Units
SCLK frequency		_	_	_	3400	kHz
SCLK pulse-width low		t ₁	160	_		ns
SCLK pulse-width high		t ₂	100	_	_	ns
Hold time (start condition)		t ₃	160	_	_	ns
Setup time (start condition)		t ₄	160	_		ns
SDA, SCLK rise time (10%–90%)	SCLK frequency > 1.7 MHz	t ₆	_	_	80	ns
	SCLK frequency > 1 MHz	t ₆	_	_	160	ns
	SCLK frequency ≤ 1 MHz	t ₆	_	_	2000	ns
SDA, SCLK fall time (90%–10%)	SCLK frequency > 1.7 MHz	t ₇	_	_	60	ns
	SCLK frequency > 1 MHz	t ₇	_	_	160	ns
	SCLK frequency ≤ 1 MHz	t ₇	_	_	200	ns
Setup time (stop condition)		t ₈	160	_	_	ns
SDA setup time (data input)		t ₅	40	_	_	ns
SDA hold time (data input)		t ₉	0	_	_	ns
SDA valid time (data/ACK output)	SCLK slew (90%–10%) = 20ns, C _{LOAD} (SDA) = 15 pF	t ₁₀	_	_	40	ns
	SCLK slew (90%–10%) = 60ns, C_{LOAD} (SDA) = 100 pF	t ₁₀		_	130	ns
	SCLK slew (90%–10%) = 160ns, C _{LOAD} (SDA) = 400 pF	t ₁₀	_	_	190	ns
	SCLK slew (90%–10%) = 200ns, C _{LOAD} (SDA) = 550 pF	t ₁₀	_	_	220	ns
Pulse width of spikes that are supp	ressed	t _{ps}	0	_	25	ns

1. Control interface timing—I²C Mode







Table 3-20. Control Interface Timing—Four-Wire (SPI) Mode

The following timing information is valid across the full range of recommended operating conditions.

Parameter 1, 2	Symbol	Min	Тур	Max	Units
SS falling edge to SCLK rising edge	t _{SSU}	2.6		_	ns
SCLK falling edge to SS rising edge	t _{SHO}	0	_	_	ns
SCLK pulse cycle time SYSCLK disabled (SYSCLK_ENA	= 0) t _{SCY}	38.4	_	_	ns
SYSCLK_ENA = 1, SYSCLK_FREQ =	000 t _{SCY}	76.8	_	_	ns
SYSCLK_ENA = 1, SYSCLK_FREQ >	000 t _{SCY}	38.4	_	_	ns
SCLK pulse-width low	t _{SCL}	15.3	_	_	ns
SCLK pulse-width high	tscн	15.3	_	_	ns
MOSI to SCLK set-up time	t _{DSU}	1.5	_	_	ns
MOSI to SCLK hold time	t _{DHO}	1.7	_	_	ns
SCLK falling edge to MISO transition SCLK slew (90%–10%) = 5 ns, C_{LOAD} (MISO) = 2	5 pF t _{DL}	0	_	12.6	ns

1.Control interface timing—SPI Mode (write cycle)



2.Control interface timing—SPI Mode (read cycle)

22







Table 3-21. SLIMbus Interface Timing

The following timing information is valid across the full range of recommended operating conditions.

	P	arameter ¹	Symbol	Minimum	Тур	Maximum	Units
SLIMCLK	SLIMCLK cycle time		_	35	_	_	ns
input	SLIMCLK pulse width high	l	T _{CLKH}	12	_	_	ns
	SLIMCLK pulse width low		T _{CLKL}	12	_	_	ns
SLIMCLK	SLIMCLK cycle time		_	40	_	_	ns
output	SLIMCLK pulse width high		T_{CLKH}	12	_	_	ns
	SLIMCLK pulse width low		T_{CLKL}	12	—	_	ns
	SLIMCLK slew	C_{LOAD} = 15 pF, SLIMCLK_DRV_STR = 0	SR _{CLK}	0.09 x V _{DBVDD1}	_	0.22 x V _{DBVDD1}	V/ns
	rate (20%–80%)	$C_{LOAD} = 70 \text{ pF}, SLIMCLK_DRV_STR = 0$	SR_CLK	0.02 x V _{DBVDD1}	_	0.05 x V _{DBVDD1}	V/ns
		C _{LOAD} = 70 pF, SLIMCLK_DRV_STR = 1	SR _{CLK}	0.04 x V _{DBVDD1}	_	0.11 x V _{DBVDD1}	V/ns
SLIMDAT	SLIMDAT setup time to SI	<u> </u>	T _{SETUP}	3.5	_	_	ns
input	SLIMDAT hold time from S	SLIMCLK falling edge	T _H	2	_	_	ns
SLIMDAT	SLIMDAT time	SLIMDAT_DRV_STR = 0, DBVDD1 = 1.71 V	T_DV	_	4.7	8.1	ns
output		15 pF, SLIMDAT_DRV_STR = 1, DBVDD1 = 1.71 V	T_DV	_	4.3	7.3	ns
		30 pF, SLIMDAT_DRV_STR = 0, DBVDD1 = 1.71 V	T_DV	_	6.8	11.8	ns
	SLIMCLK rising $C_{LOAD} =$	30 pF, SLIMDAT_DRV_STR = 1, DBVDD1 = 1.71 V	T_DV	_	5.8	10.0	ns
	edge) $C_{LOAD} =$	50 pF, SLIMDAT_DRV_STR = 0, DBVDD1 = 1.71 V	T_DV	_	9.6	16.6	ns
	$C_{LOAD} =$	50 pF, SLIMDAT_DRV_STR = 1, DBVDD1 = 1.71 V	T_DV	_	7.9	13.7	ns
	$C_{LOAD} =$	70 pF, SLIMDAT_DRV_STR = 0, DBVDD1 = 1.71 V	T_DV	_	12.4	21.5	ns
		70 pF, SLIMDAT_DRV_STR = 1, DBVDD1 = 1.71 V	T_DV	_	10.0	17.4	ns
	SLIMDAT slew	C_{LOAD} = 15 pF, SLIMDAT_DRV_STR = 0	SR _{DATA}	_	_	0.64 x V _{DBVDD1}	V/ns
	rate (20%–80%)	$C_{LOAD} = 30 \text{ pF}, SLIMDAT_DRV_STR = 0$	SR _{DATA}	_	_	0.35 x V _{DBVDD1}	V/ns
		$C_{LOAD} = 30pF, SLIMDAT_DRV_STR = 1$	SR_{DATA}	_	_	0.46 x V _{DBVDD1}	V/ns
		$C_{LOAD} = 70pF, SLIMDAT_DRV_STR = 0$	SR_DATA	_	—	0.16 x V _{DBVDD1}	V/ns
		$C_{LOAD} = 70pF$, $SLIMCLK_DRV_STR = 1$	SR _{DATA}	_	_	0.21 x V _{DBVDD1}	V/ns
Other	Driver disable time		T_DD	_	_	6	ns
parameters	Bus holder output impeda	nce $0.1 \times V_{DBVDD1} < V < 0.9 \times V_{DBVDD1}$	R _{DATAS}	18	_	50	kΩ
Notes:							

Notes

- The signal timing information describes the timing requirements of the SLIMbus interface as a whole, not just the CS47L90 device.
- T_{DV} is the propagation delay from the rising SLIMCLK edge (at CS47L90 input) to the SLIMDAT output being achieved at the input to all devices across the bus.
- T_{SETUP} is the set-up time for SLIMDAT input (at CS47L90), relative to the falling SLIMCLK edge (at CS47L90).
- T_H is the hold time for SLIMDAT input (at CS47L90) relative to the falling SLIMCLK edge (at CS47L90).
- For more details of the interface timing, refer to the MIPI Alliance Specification for Serial Low-Power Inter-Chip Media Bus (SLIMbus)
- 1.SLIMbus interface timing.



 $V_{\text{IL}},\,V_{\text{IH}}$ are the 35%/65% levels of the respective inputs.

 $V_{\text{OL}},\,V_{\text{OH}}$ are the 20%/80% levels of the respective outputs

The SLIMDAT output delay (T_{DV}) is with respect to the input pads of all receiving devices



Table 3-22. JTAG Interface Timing

Test conditions (unless specified otherwise): C_{LOAD} = 25 pF (output pins); TCK slew (20%–80%) = 5 ns; with the exception of the conditions noted, the following electrical characteristics are valid across the full range of recommended operating conditions.

Parameter ¹	Symbol	Minimum	Typical	Maximum	Units
TCK cycle time	T _{CCY}	50	_	_	ns
TCK pulse width high	T _{CCH}	20	_	_	ns
TCK pulse width low	T _{CCL}	20	_	_	ns
TMS setup time to TCK rising edge	T _{MSU}	1	_	_	ns
TMS hold time from TCK rising edge	T _{MH}	2	_	_	ns
TDI setup time to TCK rising edge	T _{DSU}	1	_	_	ns
TDI hold time from TCK rising edge	T _{DH}	2	_	_	ns
TDO propagation delay from TCK falling edge	T _{DD}	0	_	17	ns
TRST setup time to TCK rising edge	T _{RSU}	3	_	_	ns
TRST hold time from TCK rising edge	T _{RH}	3	_	_	ns
TRST pulse-width low	_	20	_	_	ns

1.JTAG Interface timing






Table 3-23. Typical Power Consumption

Test conditions (unless specified otherwise): DBVDD1 = DBVDD2 = CPVDD1 = AVDD = 1.8 V, DCVDD = FLLVDD = CPVDD2 = 1.2 V; MICVDD = Off (CP2 and LDO2 disabled); T_A = +25°C; Fs = 48 kHz; 24-bit audio data, I²S Slave Mode; SYSCLK = 24.576 MHz (direct MCLK1 input).

	Operating Configuration	Typical I _{1.2V} (mA)	Typical I _{1.8V} (mA)	P _{TOT} (mW)	
Headphone playback	AIF1 to DAC to HPOUT (stereo), $32-\Omega$ load.	Quiescent 1-kHz sine wave, $P_0 = 10 \text{ mW}$		0.83 1.53	3.71 46.82
Earpiece playback	AIF1 to DAC to EPOUT, 32-Ω load (BTL).	Quiescent 1-kHz sine wave, $P_0 = 30 \text{ mW}$		0.84 1.62	3.08 76.08
Stereo line record	Analog line to ADC to AIF1, MICVDD = 1.8V (CP2 and LDO2 bypass enabled).	1-kHz sine wave, -1 dBFS output	1.82	2.28	6.29
Sleep Mode	Accessory detect enabled (JD1_EN	IA = 1)	0.000	0.010	0.018

Table 3-24. Typical Signal Latency

Test conditions (unless specified otherwise): DBVDD1 = DBVDD2 = CPVDD1 = AVDD = 1.8 V, DCVDD = FLLVDD = CPVDD2 = 1.2 V; MICVDD = Off (CP2 and LDO2 disabled); $T_A = +25^{\circ}\text{C}$; $F_S = 48 \text{ kHz}$; 24-bit audio data, I²S Slave Mode; SYSCLK = 24.576 MHz (direct MCLK1 input).

Operating Configura	tion	Latency (µs)
AIF to DAC path—digital input (AIFn) to analog output (HPOUT)	192 kHz input, 192 kHz output, Synchronous	234
	96 kHz input, 96 kHz output, Synchronous	259
	48 kHz input, 48 kHz output, Synchronous	332
	44.1 kHz input, 44.1 kHz output, Synchronous	358
	16 kHz input, 16 kHz output, Synchronous	550
	8 kHz input, 8 kHz output, Synchronous	1076
	8 kHz input, 48 kHz output, Isochronous 1	1717
	16 kHz input, 48 kHz output, Isochronous 1	1041
	8 kHz input, 44.1 kHz output, Asynchronous 2	1789
	16 kHz input, 44.1 kHz output, Asynchronous ²	1065
ADC to AIF path—analog input (INn) to digital output (AIFn) 3	192 kHz input, 192 kHz output, Synchronous	58.4
	96 kHz input, 96 kHz output, Synchronous	99.6
	48 kHz input, 48 kHz output, Synchronous	219
	44.1 kHz input, 44.1 kHz output, Synchronous	234
	16 kHz input, 16 kHz output, Synchronous	654
	8 kHz input, 8 kHz output, Synchronous	1323
	8 kHz input, 48 kHz output, Isochronous 1	1802
	16 kHz input, 48 kHz output, Isochronous 1	994
	44.1 kHz input, 8 kHz output, Asynchronous 2	1497
	44.1 kHz input, 16 kHz output, Asynchronous 2	881

^{1.} Signal is routed via the ISRC function in the isochronous cases only.

^{2.} Signal is routed via the ASRC function in the asynchronous cases only.

^{3.} Digital core high-pass filter is included in the signal path.



4 Functional Description

The CS47L90 is a highly integrated, low-power audio hub codec for mobile telephony and portable devices. It provides flexible, high-performance audio interfacing for handheld devices in a small and cost-effective package. It also provides exceptional levels of performance and signal-processing capability, suitable for a wide variety of mobile and handheld devices. The integrated DSP engine supports audiophile-quality playback at sample rates up to 192 kHz.

4.1 Overview

The CS47L90 block diagram is shown in Fig. 4-1.




Figure 4-1. CS47L90 Block Diagram

The CS47L90 digital audio core supports a range of fixed-function and programmable DSP capabilities for hi-fi audio applications. Media enhancements such as dynamic range control (DRC) and multiband compression (MBC) are supported. The DSPs are ideally suited to the Cirrus Logic SoundClear™ suite of audio processing algorithms, such as the SoundClear Control always-on voice control software. The DSP cores are integrated within a fully flexible, all-digital mixing and routing engine with sample rate converters, for wide use-case flexibility. Support for third-party DSP programming provides far-reaching opportunities for product differentiation.

The CS47L90 digital audio core incorporates Cirrus Logic ambient noise cancelation (ANC) and provides an extensive capability for signal-processing algorithms, including receive (RX) path noise cancelation, transmit (TX) path noise reduction, acoustic-echo cancelation (AEC), and other programmable filters.

The digital core provides signal-processing capability for sensor-hub functions. The programmable DSP allows many external sensors to be efficiently integrated, enabling increased contextual awareness in a variety of advanced user applications.

The CS47L90 provides multiple digital audio interfaces, including SLIMbus, to provide independent and fully asynchronous connections to different processors (e.g., application processor, baseband processor, and wireless transceiver).



A flexible clocking arrangement supports a wide variety of external clock references, including clocking derived from the digital audio interface. Three frequency-locked loop (FLL) circuits provide additional flexibility for system clocking, including low-power always-on operation. Seamless switching between clock sources is supported, and free-running modes are also available.

Unused circuitry can be disabled under software control to save power; low leakage currents enable extended standby/off time in portable battery-powered applications. The CS47L90 always-on circuitry can be used in conjunction with the applications processor to wake up the device following a headphone jack-detection event.

Versatile GPIO functionality is provided, including support for external accessory/push-button detection inputs. Comprehensive interrupt functions, with status reporting, are also provided.

4.1.1 Hi-Fi Audio Codec

The CS47L90 is a high-performance, low-power audio codec that uses a simple analog architecture. Four ADCs are incorporated, with multiplexers to support up to seven analog inputs. Six DACs are incorporated, providing a dedicated DAC for each analog output channel.

The audio codec is controlled directly via register access. The simple analog architecture, combined with the integrated tone generator, enables straightforward device configuration and testing, minimizing debug time and reducing software effort.

Seven analog inputs are provided, each supporting single-ended or differential input modes. In differential mode, the input path SNR is 104 dB (16-kHz sample rate, i.e., wideband voice mode). The ADC input paths can be bypassed, supporting up to 10 channels of DMIC input. The input paths can be configured for low-power operation, ideal for analog or digital microphone input in always-on applications.

The analog outputs comprise three 33-mW (127 dB SNR) stereo headphone amplifiers with ground-referenced output. The output drivers are designed to support as many different system architectures as possible and are compatible with line or headphone loads in single-ended or differential (BTL) configurations. Each output has a dedicated DAC that allows mixing, equalization, filtering, gain, and other audio processing to be configured independently for each channel—this allows each signal path to be individually tailored for the load characteristics. Selectable hi-fi filters support audiophile playback modes at sample rates up to 192 kHz. All outputs have integrated pop and click suppression features.

The headphone output drivers are ground-referenced, powered from an integrated charge pump, enabling high quality, power efficient headphone playback without any requirement for DC blocking capacitors. Ground loop feedback is incorporated, providing rejection of noise on the ground connections.

The CS47L90 is cost optimized for a wide range of mobile phone applications. External speaker amplifiers can be connected using the stereo PDM outputs; this can ease layout and electromagnetic compatibility by avoiding the need to run high-power speaker outputs over a long distance and across interconnects.

4.1.2 Digital Audio Core

The CS47L90 uses a core architecture based on all-digital signal routing, making digital audio effects available on all signal paths, regardless of whether the source data input is analog or digital. The digital mixing desk allows different audio effects to be applied simultaneously on many independent paths, while supporting a variety of sample rates. This helps support many new audio use cases. Soft mute and unmute control allows smooth transitions between use cases without interrupting existing audio streams elsewhere.

The CS47L90 digital core provides an extensive capability for programmable signal-processing algorithms. The SoundClear suite of software algorithms enable advanced multimic audio features, such as transmit (TX) path noise reduction, AEC, wind-noise reduction, and other programmable filters. Enhancements such as DRC and MBC are also provided.

The digital core also provides signal-processing capability for sensor hub functions of the CS47L90. Sensors and accessories can be connected through three master I²C interfaces; the programmable DSP, together with peripheral timer and event-logging functions, enables applications to use these inputs to support increased contextual awareness, including advanced motion sensing and navigation functionality.



The ANC processor within the CS47L90 provides the capability to improve the intelligibility of a voice call by using destructive interference to reduce the acoustic energy of the ambient sound. Transmit (TX) path noise reduction and multimic AEC algorithms are also supported. The CS47L90 is ideal for mobile telephony, providing enhanced voice communication quality for both near-end and far-end users in a wide variety of applications. The SoundClear Control voice command recognition software is supported, for low-power always-on features.

Highly flexible digital mixing, including mixing between audio interfaces, is possible. The CS47L90 performs multichannel full-duplex asynchronous sample-rate conversion, providing use-case flexibility across a broad range of system architectures. Automatic sample-rate detection is provided, enabling seamless wideband/narrowband voice call handover.

DRC functions are available for optimizing audio signal levels. In playback modes, the DRC can be used to maximize loudness, while limiting the signal level to avoid distortion, clipping, or battery droop, for high-power output drivers such as speaker amplifiers. In record modes, the DRC assists in applications where the signal level is unpredictable.

The five-band parametric EQ functions can be used to compensate for the frequency characteristics of the output transducers. EQ functions can be cascaded to provide additional frequency control. Programmable high-pass and low-pass filters are also available for general filtering applications, such as removal of wind and other low-frequency noise.

4.1.3 Digital Interfaces

Four serial digital audio interfaces (AIFs) each support PCM, TDM, and I²S data formats for compatibility with most industry-standard chipsets. AIF1 and AIF2 support eight input/output channels; AIF3 and AIF4 support two input/output channels each. Bidirectional operation at sample rates up to 192 kHz is supported. Data words of up to 32 bits can be routed through AIF1 and AIF3. Data-format conversion (DFC) functions are available to support different interface standards on the input and output signal paths.

Ten digital PDM input channels are available (five stereo interfaces); these are typically used for digital microphones, powered from the integrated MICBIAS power-supply regulators. Two PDM output channels are also available (one stereo interface); these are typically used for external power amplifiers. Embedded mute codes provide a control mechanism for external PDM-input devices.

The CS47L90 features a SLIMbus interface, compliant with the MIPI® SLIMbus specification, providing eight channels of audio input/output. Mixed audio sample rates are supported on the SLIMbus interface. The SLIMbus interface also supports read/write access to the CS47L90 control registers.

An IEC-60958-3—compatible S/PDIF transmitter is incorporated, enabling stereo S/PDIF output on a GPIO pin. Standard S/PDIF sample rates of 32–192 kHz are supported.

Control register access and high bandwidth data transfer are supported by two slave SPI interfaces and a slave I²C control interface. The SPI interfaces operate up to 26 MHz; the I²C slave interface operates up to 3.4 MHz. Full access to the register map is also provided via the SLIMbus port.

The CS47L90 incorporates three master I²C interfaces, offering capability for additional sensor/accessory input. Typical sensors include accelerometers, gyroscopes and magnetometers for motion sensing and navigation applications. Other example accessories include barometers, or ambient light sensors, for environmental awareness.

4.1.4 Other Features

The CS47L90 incorporates a tone generator that can be used for beep functions through any of the audio signal paths. The tone generator provides two 1-kHz outputs, with configurable phase relationship, offering flexibility to create differential signals or test scenarios.

A white-noise generator is provided that can be routed within the digital core. The noise generator can provide comfort noise in cases where silence (digital mute) is not desirable.

Two pulse-width modulation (PWM) signal generators are incorporated. The duty cycle of each PWM signal can be modulated by an audio source or can be set to a fixed value using a control register setting. The PWM signal generators can be output directly on a GPIO pin.



The CS47L90 supports up to 38 GPIO pins, offering a range of input/output functions for interfacing, for detection of external hardware, and for providing logic outputs to other devices. The CS47L90 provides 8 dedicated GPIO pins; a further 30 GPIOs are multiplexed with other functions. Comprehensive interrupt functionality is also provided for monitoring internal and external event conditions.

A signal generator for controlling haptics devices is included, compatible with both eccentric rotating mass (ERM) and linear resonant actuator (LRA) haptics devices. The haptics signal generator is highly configurable and can execute programmable drive event profiles, including reverse drive control. An external vibe actuator can be driven using the PDM digital output path.

The CS47L90 incorporates eight general-purpose timers, providing support for the sensor-hub connectivity. Sensor event logging, and other real time application functions, allows many advanced functions to be implemented with a high degree of autonomy from a host processor.

A smart accessory interface is included, supporting a wide variety of system configurations. Jack detection, accessory sensing, and impedance measurement is provided, for external headset and push-button detection. Dual headphone connections (e.g., 3.5 mm and USB-C) can be detected simultaneously. Accessory detection can be used as a wake-up trigger from low-power standby. Microphone activity detection with interrupt is also available.

System clocking can be derived from the MCLK1 or MCLK2 input pins. Alternatively, the SLIMbus interface, or the audio interfaces (configured in Slave Mode), can be used to provide a clock reference. The CS47L90 also provides three integrated FLL circuits for clock frequency conversion and stability. The flexible clocking architecture supports low-power always-on operation, with reference frequencies down to 32 kHz. Seamless switching between clock sources is supported; free-running FLL modes are also available.

The CS47L90 is powered from 1.8- and 1.2-V external supplies. Integrated charge-pump and LDO-regulator circuits are used to generate supply rails for internal functions and to support powering or biasing of external microphones. Power consumption is optimized across a wide variety of voice and multimedia use cases.

4.2 Input Signal Path

The CS47L90 provides flexible input channels, supporting up to 7 analog inputs or up to 10 digital inputs. Selectable combinations of analog (mic or line) and digital inputs are multiplexed into five stereo input signal paths. Input paths IN1 and IN2 support analog and digital inputs; Input paths IN3, IN4, and IN5 support digital inputs only.

The analog input paths support single-ended and differential configurations, programmable gain control, and are digitized using a high performance sigma-delta ADC. The IN2 analog input paths can be configured for low-power operation, ideal for always-on applications.

The digital input paths interface directly with external digital microphones; a separate microphone interface clock is provided for five separate stereo pairs of digital microphones.

Two microphone bias (MICBIAS) generators provide a low-noise reference for biasing electret condenser microphones (ECMs) or for use as a low-noise supply for MEMS microphones and digital microphones. Switchable outputs from the MICBIAS generators allow eight separate reference/supply outputs to be independently controlled.

Digital volume control is available on all inputs (analog and digital), with programmable ramp control for smooth, glitch-free operation. A configurable signal-detect function is available on each input signal path.

The IN1 and IN2 signal paths and control fields are shown in Fig. 4-2. The IN3, IN4, and IN5 signal paths support digital microphone input only.






Figure 4-2. Input Signal Paths

4.2.1 Analog Microphone Input

Up to seven analog microphones can be connected to the CS47L90, either in single-ended or differential configuration. The input configuration and pin selection is controlled using $INnx_SRC$, as described in Section 4.2.6.

The CS47L90 includes external accessory-detection circuits that can report the presence of a microphone and the status of a hook switch or other push buttons. When using this function, it is recommended to use the IN1B or IN2B analog microphone input paths to ensure best immunity to electrical transients arising from the push buttons.




For single-ended input, the microphone signal is connected to the noninverting input of the PGAs (IN*n*LP or IN*n*RP). The inverting inputs of the PGAs are connected to an internal reference in this configuration.

For differential input, the noninverted microphone signal is connected to the noninverting input of the PGAs (IN*n*LP or IN*n*RP), while the inverted (or noisy ground) signal is connected to the inverting input pins (IN*n*LN or IN*n*RN).

Note: Pseudodifferential connection is also possible—this is similar to the configuration shown in Fig. 4-4, but the GND connection is directly to the microphone (and IN*nx*N capacitor), instead of via a resistor. This is the recommended configuration if the external accessory detection functions on the CS47L90 are used. The IN*nx*_SRC field settings are the same for pseudodifferential connection as for differential.

The gain of the input PGAs is controlled via register settings, as defined in Section 4.2.6. Note that the input impedance of the analog input paths is fixed across all PGA gain settings.

The ECM analog input configurations are shown in Fig. 4-3 and Fig. 4-4. The integrated MICBIAS generators provide a low noise reference for biasing the ECMs.






Figure 4-3. Single-Ended ECM Input

Figure 4-4. Differential ECM Input

Analog MEMS microphones can be connected to the CS47L90 in a similar manner to the ECM configurations. Typical configurations are shown in Fig. 4-5 and Fig. 4-6. In this configuration, the integrated MICBIAS generators provide a low-noise power supply for the microphones.




Figure 4-5. Single-Ended MEMS Input

Figure 4-6. Differential MEMS Input


Note: The MICVDD pin can also be used (instead of MICBIAS) as a reference or power supply for external microphones. The MICBIAS outputs are recommended, because they offer better noise performance and independent enable/ disable control.

4.2.2 Analog Line Input

Line inputs can be connected to the CS47L90 in a similar manner to the mic inputs. Single-ended and differential configurations are supported on each analog input path, using the IN*nx*_SRC bits as described in Section 4.2.6.



The analog line input configurations are shown in Fig. 4-7 and Fig. 4-8. Note that the microphone bias (MICBIAS) is not used for line input connections.






Figure 4-7. Single-Ended Line Input

Figure 4-8. Differential Line Input

4.2.3 DMIC Input

As many as 10 digital microphones can be connected to the CS47L90. DMIC operation on input paths IN1 and IN2 is selected using IN*n*_MODE, as described in Section 4.2.6. DMIC operation on input paths IN3, IN4, and IN5 is implemented on multifunction GPIO pins, which must be configured for the respective DMIC functions when required; see Section 4.15 to configure the GPIO pins for DMIC operation.

In DMIC mode, two channels of audio data are multiplexed on the associated DMICDAT*n* pin. The clock signal for each DMIC interface is selected using the IN*n*_DMICCLK_SRC bit. By default, and for typical use cases, each interface is clocked using the respective DMICCLK*n* pin output.

- If DMIC input is enabled, and DMICCLK is selected as the timing clock, the CS47L90 outputs the DMIC clock on the applicable DMICCLK*n* pins. The DMICCLK*n* frequency is controlled by the respective IN*n*_OSR field, as described in Table 4-1 and Table 4-3.
 - If the 384- or 768-kHz DMICCLK*n* frequency is selected, the maximum valid sample rate for the respective paths is restricted as described in Table 4-1. If the input sample rates are set globally using IN_RATE (i.e., IN_RATE_ MODE = 0), all input paths are affected similarly.
- If SPKCLK is selected as the DMIC clock, the DMICDAT*n* signals are timed with respect to the PDM output interface (see Section 4.12.9). This allows a two-way audio interface to be supported, using a shared clock signal. In this configuration, IN*n*_OSR must select the same DMIC clock frequency as the SPKCLK output (3.072 MHz or 6.144 MHz).

Note that SYSCLK must be present and enabled when using the DMIC inputs; see Section 4.17 for details of SYSCLK and the associated registers.

The DMIC clock frequencies in Table 4-1 assume that the SYSCLK frequency is a multiple of 6.144 MHz (SYSCLK_FRAC = 0). If the SYSCLK frequency is a multiple of 5.6448 MHz (SYSCLK_FRAC = 1), the DMIC clock frequencies are scaled accordingly.

Condition	DMIC Clock Frequency	Valid Sample Rates	Signal Passband
INn_OSR = 010	384 kHz	Up to 48 kHz	Up to 4 kHz
IN <i>n</i> _OSR = 011	768 kHz	Up to 96 kHz	Up to 8 kHz
INn_OSR = 100	1.536 MHz	Up to 192 kHz	Up to 20 kHz
INn_OSR = 101	3.072 MHz	Up to 192 kHz	Up to 20 kHz
IN <i>n</i> _OSR = 110	6.144 MHz	Up to 192 kHz	Up to 96 kHz

Table 4-1. DMICCLK Frequency

The voltage reference for the IN1 and IN2 DMIC interfaces is selectable, using IN*n*_DMIC_SUP; each interface may be referenced to MICVDD, MICBIAS1, or MICBIAS2. The voltage reference for each digital input path should be set equal to the applicable power supply of the respective microphones.



The voltage reference for the IN3, IN4, and IN5 digital microphone interfaces is DBVDD3. The power supply for digital microphones on these input paths should be set equal to the DBVDD3 voltage.

The voltage reference for the PDM output interface is DBVDD2. If SPKCLK is selected as the DMIC clock, it is advised to take care to ensure compatibility of the respective power domains.

A pair of digital microphones is connected as shown in Fig. 4-9—assuming DMICCLK is the selected clock source. The microphones must be configured to ensure that the left mic transmits a data bit when DMICCLK is high and the right mic transmits a data bit when DMICCLK is low. The CS47L90 samples the DMIC data at the end of each DMICCLK phase. Each microphone must tristate its data output when the other microphone is transmitting.

Note that the CS47L90 provides integrated pull-down resistors on the DMICDAT*n* pins. This provides a flexible capability for interfacing with other devices.




Figure 4-9. DMIC Input

Two DMIC channels are interleaved on DMICDAT*n*. The DMIC interface timing is shown in Fig. 4-10. Each microphone must tristate its data output when the other microphone is transmitting.




Figure 4-10. DMIC Interface Timing



4.2.4 Input Signal Path Enable

The input signal paths are enabled using the bits described in Table 4-2. The respective bits must be enabled for analog or digital input on the respective input paths.

The input signal paths are muted by default. It is recommended that deselecting the mute should be the final step of the path enable control sequence. Similarly, the mute should be selected as the first step of the path-disable control sequence. The input signal path mute functions are controlled using the bits described in Table 4-6.

The MICVDD power domain must be enabled when using the analog input signal paths. This power domain is provided using an internal charge pump (CP2) and LDO regulator (LDO2). See Section 4.20 for details of these circuits.

The system clock, SYSCLK, must be configured and enabled before any audio path is enabled. The ASYNCCLK and 32-kHz clock may also be required, depending on the path configuration. See Section 4.17 for details of the system clocks.

The CS47L90 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the input signal paths and associated ADCs. If the frequency is too low, an attempt to enable an input signal path fails. Note that active signal paths are not affected under such circumstances.

The status bits in Register R769 indicate the status of each input signal path. If an underclocked error condition occurs, these bits indicate which input signal paths have been enabled.

Register Address	Bit	Label	Default	Description
R768 (0x0300)	9	IN5L_ENA	0	Input Path 5 (left) enable
Input_Enables				0 = Disabled
				1 = Enabled
	8	IN5R_ENA	0	Input Path 5 (right) enable
				0 = Disabled
				1 = Enabled
	7	IN4L_ENA	0	Input Path 4 (left) enable
				0 = Disabled
				1 = Enabled
	6	IN4R_ENA	0	Input Path 4 (right) enable
				0 = Disabled
				1 = Enabled
	5	IN3L_ENA	0	Input Path 3 (left) enable
				0 = Disabled
				1 = Enabled
	4	IN3R_ENA	0	Input Path 3 (right) enable
				0 = Disabled
				1 = Enabled
	3	IN2L_ENA	0	Input Path 2 (left) enable
				0 = Disabled
				1 = Enabled
	2	IN2R_ENA	0	Input Path 2 (right) enable
				0 = Disabled
				1 = Enabled
	1	IN1L_ENA	0	Input Path 1 (left) enable
				0 = Disabled
				1 = Enabled
	0	IN1R_ENA	0	Input Path 1 (right) enable
				0 = Disabled
				1 = Enabled

Table 4-2. Input Signal Path Enable



Table 4-2. Input Signal Path Enable (Cont.)

Register Address	Bit	Label	Default	Description
R769 (0x0301)	9	IN5L_ENA_STS	0	Input Path 5 (left) enable status
Input_Enables_Status				0 = Disabled
				1 = Enabled
	8	IN5R_ENA_STS	0	Input Path 5 (right) enable status
				0 = Disabled
				1 = Enabled
	7	IN4L_ENA_STS	0	Input Path 4 (left) enable status
				0 = Disabled
				1 = Enabled
	6	IN4R_ENA_STS	0	Input Path 4 (right) enable status
				0 = Disabled
				1 = Enabled
	5	IN3L_ENA_STS	0	Input Path 3 (left) enable status
				0 = Disabled
				1 = Enabled
	4	IN3R_ENA_STS	0	Input Path 3 (right) enable status
				0 = Disabled
				1 = Enabled
	3	IN2L_ENA_STS	0	Input Path 2 (left) enable status
				0 = Disabled
				1 = Enabled
	2	IN2R_ENA_STS	0	Input Path 2 (right) enable status
				0 = Disabled
				1 = Enabled
	1	IN1L_ENA_STS	0	Input Path 1 (left) enable status
				0 = Disabled
				1 = Enabled
	0	IN1R_ENA_STS	0	Input Path 1 (right) enable status
				0 = Disabled
				1 = Enabled

4.2.5 Input Signal Path Sample-Rate Control

The input signal paths may be selected as input to the digital mixers or signal-processing functions within the CS47L90 digital core. The sample rate for the input signal paths can be set globally, or can be configured independently for each input channel.

The IN_RATE_MODE bit (defined in Table 4-3) controls whether the input sample rates are set globally using IN_RATE, or independently for each input channel using the INnx_RATE fields (where n is 1–5 and x is L or R for the left/right channels respectively). The IN_RATE and INnx_RATE fields are defined in Table 4-26.

Note that sample-rate conversion is required when routing the input signal paths to any signal chain that is asynchronous or configured for a different sample rate.

4.2.6 Input Signal Path Configuration

The CS47L90 supports up to 7 analog inputs or up to 10 digital inputs. Selectable combinations of analog (mic or line) and digital inputs are multiplexed into two stereo input signal paths.

Input paths IN1 and IN2 can be configured for single-ended, differential, or DMIC operation. The analog input configuration and pin selection is controlled using the IN*n*x_SRC bits; digital input mode is selected by setting IN*n*_MODE. Note that input paths IN3, IN4, and IN5 support digital inputs only.

A configurable high-pass filter (HPF) is provided on the left and right channels of each input path. The applicable cut-off frequency is selected using IN HPF CUT. The filter can be enabled on each path independently using the IN*nx* HPF bits.



The analog input signal paths (single-ended or differential) each incorporate a PGA to provide gain in the range 0 dB to +31 dB in 1-dB steps. Note that these PGAs do not provide pop suppression functions; it is recommended that the gain should not be adjusted while the respective signal path is enabled.

The analog input PGA gain is controlled using IN*n*L_PGA_VOL and IN*n*R_PGA_VOL. Note that separate volume control is provided for the left and right channels of each stereo pair.

If DMIC input is selected, the respective interface timing clock can be selected using $INn_DMICCLK_SRC$. If DMICCLKn is selected, the clock frequency is controlled by the respective INn_OSR field. If SPKCLK is selected as the DMIC interface clock, INn_OSR must be set to the same frequency as the SPKCLK output.

If the IN1 or IN2 input signal path is configured for DMIC input, the voltage reference for the associated input/output pins is selectable using the IN*n*_DMIC_SUP fields—each interface may be referenced to MICVDD, MICBIAS1, or MICBIAS2. The voltage reference for each digital input path should be set equal to the applicable power supply of the respective microphones.

The voltage reference for the IN3, IN4, and IN5 digital microphone interfaces is DBVDD3. The power supply for digital microphones on these input paths should be set equal to the DBVDD3 voltage.

The voltage reference for the PDM output interface is DBVDD2. If SPKCLK is selected as the DMIC clock, it is advised to take care to ensure compatibility of the respective power domains.

The CS47L90 input paths can be configured for power-saving operation, ideal for always-on applications. A number of different options are supported, allowing the power consumption to be optimized with respect to the required audio performance characteristics. For analog input, a low-power option is available on the IN2 signal paths. For digital input, low-power options are supported on all input paths.

- If the input signal path is configured for analog input, low-power operation can be selected using the control sequences described in Section 4.2.6.1. Note that, for analog inputs, Low-Power Mode is only available on the IN2 signal paths.
- If the input signal path is configured for digital input, the respective DMICCLK*n* frequency can be configured using the IN*n*_OSR bits. Reducing the DMICCLK*n* frequency reduces power consumption at the expense of audio performance. The IN*n*_OSR field also supports high performance DMIC mode, when 6.144 MHz DMICCLK is selected.

If 384- or 768-kHz DMICCLK*n* frequency is selected, the maximum sample rate for the respective paths is restricted as described in Table 4-1. If the input sample rates are set globally using IN_RATE (i.e., IN_RATE_MODE = 0), all input paths are affected similarly.

Note that, if a digital microphone path is selected as a source for the Rx ANC function (see Section 4.2.9), the respective DMICCLK*n* frequency is 3.072 MHz, regardless of the IN*n* OSR setting.

The MICVDD voltage is generated by an internal charge pump and LDO regulator. The MICBIAS *n* outputs are derived from MICVDD: see Section 4.20.

The input signal paths are configured using the fields described in Table 4-3.

Table 4-3. Input Signal Path Configuration

Register Address	Bit	Label	Default	Description					
R776 (0x0308)	10	IN_RATE_	1	Input Path Sample Rate Configuration					
Input_Rate		MODE		0 = Global control (all input paths configured using IN_RATE)					
				1 = Individual channel control (using the respective INnx_RATE fields)					
R780 (0x030C)	2:0	IN_HPF_	010	Input Path HPF Select. Con	trols the cut-off frequency of	the input path HPF circuits.			
HPF_Control		CUT[2:0]		000 = 2.5 Hz	010 = 10 Hz	100 = 40 Hz			
				001 = 5 Hz	011 = 20 Hz	All other codes are reserved			



Table 4-3. Input Signal Path Configuration (Cont.)

Register Address	Bit	Label	Default	Description
R784 (0x0310)	15	IN1L_HPF	0	Input Path 1 (Left) HPF Enable
IN1L_Control				0 = Disabled
				1 = Enabled
	12:11	IN1_DMIC_		Input Path 1 DMIC Reference Select (sets the DMICDAT1 and DMICCLK1 logic levels)
		SUP[1:0]		00 = MICVDD 10 = MICBIAS2
				01 = MICBIAS1 11 = Reserved
	10	IN1_MODE	0	Input Path 1 Mode
				0 = Analog input
				1 = Digital input
	7:1	IN1L_PGA_	0x40	Input Path 1 (Left) PGA Volume (applicable to analog inputs only)
		VOL[6:0]		0x00 to 0x3F = Reserved $0x42 = 2 dB$ $0x60 to 0x7F = Reserved$
				0x40 = 0 dB (1-dB steps)
				0x41 = 1 dB
				In Low Power Mode, the PGA gain is constrained to 0, 6, 12, 15, 18, 21, or 24 dB only. The selected PGA gain is rounded down to the nearest available level.
R785 (0x0311)	14:13	IN1L_ SRC[1:0]	00	Input Path 1 (Left) Source
ADC_Digital_		SKC[1.0]		00 = Differential (IN1ALP-IN1ALN) 10 = Differential (IN1BP-IN1BN)
Volume_1L	40.0	l IN L	101	01 = Single-ended (IN1ALP) 11 = Single-ended (IN1BP)
R786 (0x0312)	10:8	IN1_ OSR[2:0]	101	Input Path 1 Oversample Rate Control
DMIC1L_Control		031([2.0]		If analog input is selected, this field must be set to 101 (default).
				If digital input is selected, this field controls the DMICCLK frequency. If Input Path 1 DMIC is selected as a source for the Rx ANC function, the DMICCLK1 frequency is 3.072 MHz,
				regardless of this field setting.
				010 = 384 kHz 101 = 3.072 MHz
				011 = 768 kHz
				100 = 1.536 MHz All other codes are reserved
R788 (0x0314)	15	IN1R_HPF	0	Input Path 1 (Right) HPF Enable
IN1R_Control		_		0 = Disabled
_				1 = Enabled
	12:11		00	Input Path 1 DMIC Clock Source
		DMICCLK_		00 = DMICCLK1 10 = Reserved
		SRC[1:0]		01 = SPKCLK 11 = Reserved
	7:1	IN1R_PGA_	0x40	Input Path 1 (Right) PGA Volume (applicable to analog inputs only)
		VOL[6:0]		0x00 to 0x3F = Reserved $0x42 = 2 dB$ $0x60 to 0x7F = Reserved$
				0x40 = 0 dB (1-dB steps)
				0x41 = 1 dB
				In Low Power Mode, the PGA gain is constrained to 0, 6, 12, 15, 18, 21, or 24 dB only. The selected PGA gain is rounded down to the nearest available level.
R789 (0x0315)	14:13	IN1R_ SRC[1:0]	00	Input Path 1 (Right) Source
ADC_Digital_ Volume_1R		3KC[1.0]		00 = Differential (IN1ARP-IN1ARN) 10 = Differential (IN1BRP-IN1BRN)
_	45	INIOL LIDE		01 = Single-ended (IN1ARP) 11 = Single-ended (IN1BRP)
R792 (0x0318)	15	IN2L_HPF	0	Input Path 2 (Left) HPF Enable 0 = Disabled
IN2L_Control				1 = Enabled
	12:11	IN2 DMIC_	00	Input Path 2 DMIC Reference Select (sets the DMICDAT2 and DMICCLK2 logic levels)
	12.11	SUP[1:0]	00	00 = MICVDD 10 = MICBIAS2
				01 = MICBIAS1 11 = Reserved
	10	IN2_MODE	0	Input Path 2 Mode
	'	12_111000		0 = Analog input
				1 = Digital input
	7:1	IN2L_PGA_	0x40	Input Path 2 (Left) PGA Volume (applicable to analog inputs only)
		VOL[6:0]		0x00 to 0x3F = Reserved
				0x40 = 0 dB (1-dB steps)
				0x41 = 1 dB
				In Low Power Mode, the PGA gain is constrained to 0, 6, 12, 15, 18, 21, or 24 dB only. The
				selected PGA gain is rounded down to the nearest available level.



Table 4-3. Input Signal Path Configuration (Cont.)

Register Address	Bit	Label	Default	Description
R793 (0x0319)	14:13	IN2L_	00	Input Path 2 (Left) Source
ADC_Digital_		SRC[1:0]		00 = Differential (IN2LP–IN2LN) 10 = Reserved
Volume_2L				01 = Single-ended (IN2LP) 11 = Reserved
	11	IN2L_LP_	0	Input Path 2 (Left) Low-Power Mode
		MODE		This field must be set to 0 for normal operation, or else set in accordance with the specified control sequences for IN2 Low-Power Mode (see Section 4.2.6.1).
R794 (0x031A)	10:8	IN2_	101	Input Path 2 Oversample Rate Control
DMIC2L_Control		OSR[2:0]		If analog input is selected, this field must be set to 101 for normal operation, or else set in accordance with the specified control sequences for IN2 Low-Power Mode (see Section 4.2.6.1).
				If digital input is selected, this field controls the DMICCLK frequency. If Input Path 2 DMIC is selected as a source for the Rx ANC function, the DMICCLK2 frequency is 3.072 MHz, regardless of this field setting.
				010 = 384 kHz 101 = 3.072 MHz
				011 = 768 kHz 110 = 6.144 MHz
				100 = 1.536 MHz All other codes are reserved
R796 (0x031C)	15	IN2R_HPF	0	Input Path 2 (Right) HPF Enable
IN2R_Control				0 = Disabled
				1 = Enabled
	12:11		00	Input Path 2 DMIC Clock Source
		DMICCLK_ SRC[1:0]		00 = DMICCLK2 10 = Reserved
				01 = SPKCLK 11 = Reserved
	7:1	IN2R_PGA_	0x40	Input Path 2 (Right) PGA Volume (applicable to analog inputs only)
		VOL[6:0]		0x00 to 0x3F = Reserved $0x42 = 2 dB$ $0x60 to 0x7F = Reserved$
				0x40 = 0 dB (1-dB steps)
				0x41 = 1 dB
				In Low Power Mode, the PGA gain is constrained to 0, 6, 12, 15, 18, 21, or 24 dB only. The selected PGA gain is rounded down to the nearest available level.
R797 (0x0319)	14:13	IN2R_	00	Input Path 2 (Right) Source
ADC_Digital_		SRC[1:0]		00 = Differential (IN2RP–IN2RN) 10 = Reserved
Volume_2R				01 = Single-ended (IN2ARP) 11 = Reserved
	11	IN2R_LP_	0	Input Path 2 (Right) Low-Power Mode
		MODE		This field must be set to 0 for normal operation, or else set in accordance with the specified control sequences for IN2 Low-Power Mode (see Section 4.2.6.1).
R800 (0x0320)	15	IN3L_HPF	0	Input Path 3 (Left) HPF Enable
IN3L_Control				0 = Disabled 1 = Enabled
R802 (0x0320)	10:8	IN3_	101	Input Path 3 Oversample Rate Control - selects the DMICCLK frequency.
DMIC3L_Control		OSR[2:0]		Note: If Input Path 3 DMIC is selected as a source for the Rx ANC function, the DMICCLK3 frequency is 3.072 MHz, regardless of this field setting.
				010 = 384 kHz 101 = 3.072 MHz
				011 = 768 kHz 110 = 6.144 MHz
				100 = 1.536 MHz All other codes are reserved
R804 (0x0324)	15	IN3R_HPF	0	Input Path 3 (Right) HPF Enable
IN3R_Control				0 = Disabled
				1 = Enabled
	12:11		00	Input Path 3 DMIC Clock Source
		DMICCLK_ SRC[1:0]		00 = DMICCLK3 10 = Reserved
				01 = SPKCLK 11 = Reserved
R808 (0x0328)	15	IN4L_HPF	0	Input Path 4 (Left) HPF Enable
IN4L_Control				0 = Disabled
				1 = Enabled
R810 (0x032A)	10:8		101	Input Path 4 Oversample Rate Control - selects the DMICCLK frequency.
DMIC4L_Control		OSR[2:0]		Note: If Input Path 4 DMIC is selected as a source for the Rx ANC function, the DMICCLK4 frequency is 3.072 MHz, regardless of this field setting.
				010 = 384 kHz
				011 = 768 kHz
				100 = 1.536 MHz All other codes are reserved



Table 4-3.	Input Signal	Path Configuration	(Cont.)

Register Address	Bit	Label	Default	Description			
R812 (0x032C)	15	IN4R_HPF	0	Input Path 4 (Right) HPF Enable			
IN4R_Control				0 = Disabled			
				1 = Enabled			
	12:11	IN4_	00	Input Path 4 DMIC Clock Source			
		DMICCLK_		00 = DMICCLK4 10 = Reserved			
		SRC[1:0]		01 = SPKCLK 11 = Reserved			
R816 (0x0330)	15	IN5L_HPF	0	Input Path 5 (Left) HPF Enable			
IN5L_Control				0 = Disabled			
				1 = Enabled			
R818 (0x0332)	10:8		101	Input Path 5 Oversample Rate Control - selects the DMICCLK frequency.			
DMIC5L_Control		OSR[2:0]		Note: If Input Path 5 DMIC is selected as a source for the Rx ANC function, the DMICCLK5 frequency is 3.072 MHz, regardless of this field setting.			
				010 = 384 kHz 101 = 3.072 MHz			
				011 = 768 kHz			
				100 = 1.536 MHz All other codes are reserved			
R820 (0x0334)	15	IN5R_HPF	0	Input Path 5 (Right) HPF Enable			
IN5R_Control				0 = Disabled			
				1 = Enabled			
	12:11		00	Input Path 5 DMIC Clock Source			
		DMICCLK_		00 = DMICCLK5 10 = Reserved			
		SRC[1:0]		01 = SPKCLK 11 = Reserved			

4.2.6.1 IN2 Low-Power Mode Configuration

The IN2 input path supports low-power operation for analog input configurations. Note that, although the IN2L and IN2R signal paths can be enabled/disabled independently, the selection of Low-Power Mode is common to both channels.

The required control sequences for Low-Power Mode are described in the following paragraphs.

• Low-Power Mode enable sequence is described in Table 4-4. This sequence is applicable when enabling the IN2 path for low-power operation.

The same control sequence applies if selecting Low-Power Mode for input channels that are already enabled. Writing to IN2L_ENA or IN2R_ENA bits is optional in this case, as these bits are already set.

The Low-Power Mode enable sequence must be repeated in full each time the channel is enabled in Low-Power Mode—the previous configuration is not valid after the channel has been disabled.

Note that 32-bit register addressing is used from R12888 (0x3000) upwards; 16-bit format is used otherwise. The registers noted in Table 4-4 contain a mixture of 16- and 32-bit register addresses.

Table 4-4. IN2 Low-Power Mode Enable Sequence

Description	Channels
Read the contents of bits [13:8] in register 0x33F6; Write this value to bits [13:8] in register 0x03A2	Left
Set the IN2L_LP_MODE bit in register 0x0319	
Set the IN2L_ENA bit in register 0x0300	
Wait for 1 ms	
Set bit [3] in register 0x03AC	
Read the contents of bits [29:24] in register 0x33F6; Write this value to bits [13:8] in register 0x03A2	Right
Set the IN2R_LP_MODE bit in register 0x031D	
Set the IN2R_ENA bit in register 0x0300	
Wait for 1 ms	
Set bit [3] in register 0x03AD	
Read the value of bits [5:0] in register 0x33F6; Write the contents to bits [5:0] in register 0x0395	Left
Set bit [6] in register 0x0395	



Table 4-4. IN2 Low-Power Mode Enable Sequence (Cont.)

Description	Channels
Read the contents of bits [21:16] in register 0x33F6; Write this value to bits [5:0] in register 0x0396	Right
Set bit [6] in register 0x0396	
Clear the IN2L_LP_MODE bit in register 0x0319	Left
Clear the IN2R_LP_MODE bit in register 0x031D	Right
Write 100 to the IN2_OSR field in register 0x031A	Both channels
Write 001 to bits [13:11] in register 0x03A8	
Write 11 to bits [1:0] in register 0x03C4	

Note: If configuring a single channel only (i.e., left or right), the control requirements for the other channel should be omitted.

• Low-Power Mode disable sequence is described in Table 4-5. This sequence is applicable when deselecting Low-Power Mode for input channels that are already enabled.

The Low-Power Mode disable sequence must also be executed when enabling the IN2 path for normal operation, if the path was previously configured for Low-Power Mode. In this case, the enable sequence should be completed by setting the applicable IN2L ENA or IN2R ENA bits.

Table 4-5. IN2 Low-Power Mode Disable Sequence

Description	Channels
Clear bit [6] in register 0x0395	Left
Clear bit [3] in register 0x03AC	
Clear bit [6] in register 0x0396	Right
Clear bit [3] in register 0x03AD	
Write 101 to the IN2_OSR field in register 0x031A	Both channels
Write 100 to bits [13:11] in register 0x03A8	
Write 00 to bits [1:0] in register 0x03C4	

Note: If configuring a single channel only (i.e., left or right), the control requirements for the other channel should be omitted.

4.2.7 Input Signal Path Digital Volume Control

A digital volume control is provided on each input signal path, providing –64 dB to +31.5 dB gain control in 0.5-dB steps. An independent mute control is also provided for each input signal path.

Whenever the gain or mute setting is changed, the signal path gain is ramped up or down to the new settings at a programmable rate. For increasing gain (or unmute), the rate is controlled by IN_VI_RAMP. For decreasing gain (or mute), the rate is controlled by IN_VD_RAMP.

Note: The IN_VI_RAMP and IN_VD_RAMP fields should not be changed while a volume ramp is in progress.

The IN_VU bits control the loading of the input signal path digital volume and mute controls. When IN_VU is cleared, the digital volume and mute settings are loaded into the respective control register, but do not change the signal path gain. The digital volume and mute settings on all of the input signal paths are updated when a 1 is written to IN_VU. This makes it possible to update the gain of multiple signal paths simultaneously.

Note that, although the digital-volume controls provide 0.5-dB steps, the internal circuits provide signal gain adjustment in 0.125-dB steps. This allows a very high degree of gain control and smooth volume ramping under all operating conditions.

The digital volume control registers are described in Table 4-6 and Table 4-7.



Table 4-6. Input Signal Path Digital Volume Control

Register Address	Bit	Label	Default	It Description				
R777 (0x0309)	6:4	IN_VD_RAMP[2:0]	010	Input Volume Decreasing Ramp Rate (seconds/6 dB).				
Input_Volume_				This field should not be changed while a volume ramp is in progress.				
Ramp				000 = 0 ms 011 = 2 ms 110 = 15 ms				
				001 = 0.5 ms				
				010 = 1 ms				
	2:0	IN_VI_RAMP[2:0]	010	Input Volume Increasing Ramp Rate (seconds/6 dB).				
				This field should not be changed while a volume ramp is in progress.				
				000 = 0 ms 011 = 2 ms 110 = 15 ms				
				001 = 0.5 ms				
				010 = 1 ms				
R785 (0x0311) ADC_Digital_	9	IN_VU	See Footnote 1	Input Signal Paths Volume and Mute Update. Writing 1 to this bit causes the Input Signal Paths Volume and Mute settings to be updated simultaneously				
Volume_1L	8	IN1L_MUTE	1	Input Path 1 (Left) Digital Mute				
				0 = Unmute				
				1 = Mute				
	7:0	IN1L_VOL[7:0]	0x80	Input Path 1 (Left) Digital Volume (see Table 4-7 for volume register definition).				
				-64 dB to +31.5 dB in 0.5-dB steps				
				0x00 = -64 dB $0x80 = 0 dB$ $0xC0 to 0xFF = Reserved$				
				0x01 = -63.5 dB $(0.5-dB steps)$				
				$(0.5-dB \text{ steps})$ $0xBF = +31.5 dB$				
R789 (0x0315)	9	IN_VU	See	Input Signal Paths Volume and Mute Update				
ADC_Digital_ Volume_1R			Footnote 1	Writing 1 to this bit causes the Input Signal Paths Volume and Mute settings to be updated simultaneously				
	8	IN1R_MUTE	1	Input Path 1 (Right) Digital Mute				
				0 = Unmute				
				1 = Mute				
	7:0	IN1R_VOL[7:0]	0x80	Input Path 1 (Right) Digital Volume (see Table 4-7 for volume register definition).				
				-64 dB to +31.5 dB in 0.5-dB steps				
				0x00 = -64 dB $0x80 = 0 dB$ $0xC0 to 0xFF = Reserved$				
				0x01 = -63.5 dB $(0.5 - dB steps)$				
			_	(0.5-dB steps) 0xBF = +31.5 dB				
R793 (0x0319) ADC_Digital_	9	IN_VU	See Footnote 1	o i				
Volume_2L	8	IN2L_MUTE	1	Input Path 2 (Left) Digital Mute				
				0 = Unmute				
				1 = Mute				
	7:0	IN2L_VOL[7:0]	0x80	Input Path 2 (Left) Digital Volume (see Table 4-7 for volume register definition).				
				-64 dB to +31.5 dB in 0.5-dB steps				
				0x00 = -64 dB $0x80 = 0 dB$ $0xC0 to 0xFF = Reserved$				
				0x01 = -63.5 dB $(0.5 - dB steps)$				
D=0= (0, 00 (D)				(0.5-dB steps) 0xBF = +31.5 dB				
R797 (0x031D) ADC_Digital_	9	IN_VU	See Footnote 1	, ,				
Volume_2R	8	IN2R_MUTE	1	Input Path 2 (Right) Digital Mute				
				0 = Unmute				
				1 = Mute				
	7:0	IN2R_VOL[7:0]	0x80	Input Path 2 (Right) Digital Volume (see Table 4-7 for volume register definition).				
				-64 dB to +31.5 dB in 0.5-dB steps				
				0x00 = -64 dB $0x80 = 0 dB$ $0xC0 to 0xFF = Reserved$				
				0x01 = -63.5 dB $(0.5 - dB steps)$				
				$(0.5-dB \text{ steps})$ 0xBF = +31.5 dB				



Table 4-6. Input Signal Path Digital Volume Control (Cont.)

Register Address	Bit	Label	Default	ult Description					
R801 (0x0321)	9	IN_VU	See	Input Signal Paths Volume and Mute Update. Writing 1 to this bit causes the Input					
ADC_Digital_		_	Footnote 1	Signal Paths Volume and Mute settings to be updated simultaneously					
Volume_3L	8	IN3L_MUTE	1	Input Path 3 (Left) Digital Mute					
				0 = Unmute					
				1 = Mute					
	7:0	IN3L_VOL[7:0]	0x80	Input Path 3 (Left) Digital Volume (see Table 4-7 for volume register definition).					
				-64 dB to +31.5 dB in 0.5-dB steps					
				0x00 = -64 dB $0x80 = 0 dB$ $0xC0 to 0xFF = Reserved$					
				0x01 = -63.5 dB $(0.5-dB steps)$					
				$(0.5-dB \text{ steps})$ $0xBF = +31.5 dB$					
R805 (0x0325) ADC Digital	9	IN_VU	See Footnote 1	Input Signal Paths Volume and Mute Update. Writing 1 to this bit causes the Input Signal Paths Volume and Mute settings to be updated simultaneously					
Volume_3R	8	IN3R_MUTE	1	Input Path 3 (Right) Digital Mute					
		_		0 = Unmute					
				1 = Mute					
	7:0	IN3R_VOL[7:0]	0x80	Input Path 3 (Right) Volume (see Table 4-7 for volume register definition).					
				-64 dB to +31.5 dB in 0.5-dB steps					
				0x00 = -64 dB $0x80 = 0 dB$ $0xC0 to 0xFF = Reserved$					
				0x01 = -63.5 dB $(0.5-dB steps)$					
				$(0.5-dB \text{ steps})$ $0xBF = +31.5 dB$					
R809 (0x0329) ADC_Digital_	9	IN_VU	See Footnote 1	Input Signal Paths Volume and Mute Update. Writing 1 to this bit causes the Input Signal Paths Volume and Mute settings to be updated simultaneously					
Volume_4L	8	IN4L_MUTE	1	Input Path 4 (Left) Digital Mute					
				0 = Unmute					
				1 = Mute					
	7:0	IN4L_VOL[7:0]	0x80	Input Path 4 (Left) Digital Volume (see Table 4-7 for volume register definition).					
				-64 dB to +31.5 dB in 0.5-dB steps					
				0x00 = -64 dB $0x80 = 0 dB$ $0xC0 to 0xFF = Reserved$					
				0x01 = -63.5 dB $(0.5 - dB steps)$					
				$(0.5-dB \text{ steps})$ $0xBF = +31.5 dB$					
R813 (0x032D) ADC_Digital_	9	IN_VU	See Footnote 1	Input Signal Paths Volume and Mute Update. Writing 1 to this bit causes the Input Signal Paths Volume and Mute settings to be updated simultaneously					
Volume_4R	8	IN4R_MUTE	1	Input Path 4 (Right) Digital Mute					
				0 = Unmute					
				1 = Mute					
	7:0	IN4R_VOL[7:0]	0x80	Input Path 4 (Right) Digital Volume (see Table 4-7 for volume register definition).					
				-64 dB to +31.5 dB in 0.5-dB steps					
				0x00 = -64 dB $0x80 = 0 dB$ $0xC0 to 0xFF = Reserved$					
				0x01 = -63.5 dB $(0.5 -dB steps)$					
				$(0.5-dB \text{ steps})$ $0xBF = +31.5 dB$					
R817 (0x0331) ADC_Digital_	9	IN_VU	See Footnote 1	Input Signal Paths Volume and Mute Update. Writing 1 to this bit causes the Input Signal Paths Volume and Mute settings to be updated simultaneously					
Volume_5L	8	IN5L_MUTE	1	Input Path 5 (Left) Digital Mute					
				0 = Unmute					
			<u> </u>	1 = Mute					
	7:0	IN5L_VOL[7:0]	0x80	Input Path 5 (Left) Digital Volume (see Table 4-7 for volume register definition).					
				-64 dB to +31.5 dB in 0.5-dB steps					
				0x00 = -64 dB $0x80 = 0 dB$ $0xC0 to 0xFF = Reserved$					
				0x01 = -63.5 dB $(0.5 -dB steps)$					
			<u>] </u>	$(0.5-dB \text{ steps})$ $0xBF = +31.5 dB$					



Table 4-6. Input Signal Path Digital Volume Control (Cont.)

Register Address	Bit	Label	Default	Description					
R821 (0x0335)	9	IN_VU	See	Input Signal Paths Volume and Mute Update. Writing 1 to this bit causes the Input					
ADC_Digital_			Footnote 1	Signal Paths Volume and Mute settings to be updated simultaneously					
Volume5R	8	IN5R_MUTE	1	Input Path 5 (Right) Digital Mute					
				0 = Unmute					
				1 = Mute					
	7:0	IN5R_VOL[7:0]	0x80	Input Path 5 (Right) Digital Volume (see Table 4-7 for volume register definition).					
				-64 dB to +31.5 dB in 0.5-dB steps					
				0x00 = -64 dB $0x80 = 0 dB$ $0xC0 to 0xFF = Reserved$					
				0x01 = -63.5 dB $(0.5 -dB steps)$					
				(0.5-dB steps) 0xBF = +31.5 dB					

^{1.} Default is not applicable to these write-only bits

Table 4-7 lists the input signal path digital volume settings.

Table 4-7. Input Signal Path Digital Volume Range

Input Volume Register	Volume (dB)						
0x00	-64.0	0x31	-39.5	0x62	-15.0	0x93	9.5
0x01	-63.5	0x32	-39.0	0x63	-14.5	0x94	10.0
0x02	-63.0	0x33	-38.5	0x64	-14.0	0x95	10.5
0x03	-62.5	0x34	-38.0	0x65	-13.5	0x96	11.0
0x04	-62.0	0x35	-37.5	0x66	-13.0	0x97	11.5
0x05	-61.5	0x36	-37.0	0x67	-12.5	0x98	12.0
0x06	-61.0	0x37	-36.5	0x68	-12.0	0x99	12.5
0x07	-60.5	0x38	-36.0	0x69	-11.5	0x9A	13.0
0x08	-60.0	0x39	-35.5	0x6A	-11.0	0x9B	13.5
0x09	-59.5	0x3A	-35.0	0x6B	-10.5	0x9C	14.0
0x0A	-59.0	0x3B	-34.5	0x6C	-10.0	0x9D	14.5
0x0B	-58.5	0x3C	-34.0	0x6D	-9.5	0x9E	15.0
0x0C	-58.0	0x3D	-33.5	0x6E	-9.0	0x9F	15.5
0x0D	-57.5	0x3E	-33.0	0x6F	-8.5	0xA0	16.0
0x0E	-57.0	0x3F	-32.5	0x70	-8.0	0xA1	16.5
0x0F	-56.5	0x40	-32.0	0x71	-7.5	0xA2	17.0
0x10	-56.0	0x41	-31.5	0x72	-7.0	0xA3	17.5
0x11	-55.5	0x42	-31.0	0x73	-6.5	0xA4	18.0
0x12	-55.0	0x43	-30.5	0x74	-6.0	0xA5	18.5
0x13	-54.5	0x44	-30.0	0x75	-5.5	0xA6	19.0
0x14	-54.0	0x45	-29.5	0x76	-5.0	0xA7	19.5
0x15	-53.5	0x46	-29.0	0x77	-4.5	0xA8	20.0
0x16	-53.0	0x47	-28.5	0x78	-4.0	0xA9	20.5
0x17	-52.5	0x48	-28.0	0x79	-3.5	0xAA	21.0
0x18	-52.0	0x49	-27.5	0x7A	-3.0	0xAB	21.5
0x19	-51.5	0x4A	-27.0	0x7B	-2.5	0xAC	22.0
0x1A	-51.0	0x4B	-26.5	0x7C	-2.0	0xAD	22.5
0x1B	-50.5	0x4C	-26.0	0x7D	-1.5	0xAE	23.0
0x1C	-50.0	0x4D	-25.5	0x7E	-1.0	0xAF	23.5
0x1D	-49.5	0x4E	-25.0	0x7F	-0.5	0xB0	24.0
0x1E	-49.0	0x4F	-24.5	0x80	0.0	0xB1	24.5
0x1F	-48.5	0x50	-24.0	0x81	0.5	0xB2	25.0
0x20	-48.0	0x51	-23.5	0x82	1.0	0xB3	25.5
0x21	-47.5	0x52	-23.0	0x83	1.5	0xB4	26.0
0x22	-47.0	0x53	-22.5	0x84	2.0	0xB5	26.5
0x23	-46.5	0x54	-22.0	0x85	2.5	0xB6	27.0
0x24	-46.0	0x55	-21.5	0x86	3.0	0xB7	27.5



0x30

		=	_	_			
Input Volume Register	Volume (dB)						
0x25	-45.5	0x56	-21.0	0x87	3.5	0xB8	28.0
0x26	-45.0	0x57	-20.5	0x88	4.0	0xB9	28.5
0x27	-44.5	0x58	-20.0	0x89	4.5	0xBA	29.0
0x28	-44.0	0x59	-19.5	0x8A	5.0	0xBB	29.5
0x29	-43.5	0x5A	-19.0	0x8B	5.5	0xBC	30.0
0x2A	-43.0	0x5B	-18.5	0x8C	6.0	0xBD	30.5
0x2B	-42.5	0x5C	-18.0	0x8D	6.5	0xBE	31.0
0x2C	-42.0	0x5D	-17.5	0x8E	7.0	0xBF	31.5
0x2D	-41.5	0x5E	-17.0	0x8F	7.5	0xC0-0xFF	Reserved
0x2E	-41.0	0x5F	-16.5	0x90	8.0		•
0x2F	-40.5	0x60	-16.0	0x91	8.5		

Table 4-7. Input Signal Path Digital Volume Range (Cont.)

4.2.8 Input Signal Path Signal-Detect Control

0x61

-40.0

The CS47L90 provides a digital signal-detect function for the input signal path. This enables system actions to be triggered by signal detection and allows the device to remain in a low-power state until a valid audio signal is detected. A mute function is integrated with the signal-detect circuit, ensuring the respective digital audio path remains at zero until the detection threshold level is reached. Signal detection is also indicated via the interrupt controller.

-15.5

0x92

9.0

The signal-detect function is supported on input paths IN1–IN5 in analog and digital configurations. (For input paths IN1 and IN2, digital input is selected by setting the respective IN*n*_MODE bit.) Note that the valid operating conditions for this function vary, depending on the applicable signal-path configuration.

- The signal-detect function is supported on analog input paths for sample rates up to 16 kHz.
- The signal-detect function is supported on digital input paths for sample rates up to 16 kHz (if DMICCLK $n \ge 768$ kHz) and up to 48 kHz (if DMICCLK $n \ge 2.8224$ MHz).

For each input path, the signal-detect function is enabled by setting the respective INnx_SIG_DET_ENA bit. The detection threshold level is set using IN_SIG_DET_THR—this applies to all input paths.

If the signal-detect function is enabled, the respective input channel is muted if the signal level is below the configured threshold. If the input signal exceeds the threshold level, the respective channel is immediately unmuted.

If the input signal falls below the threshold level, the mute is applied. To prevent erroneous behavior, a time delay is applied before muting the input signal—the channel is only muted if the signal level remains below the threshold level for longer than the hold time. The hold time is set using IN_SIG_DET_HOLD.

Note that the signal-level detection is performed in the digital domain, after the ADC, PGA, digital mute and digital volume controls—the respective input channel must be enabled and unmuted when using the signal-detect function.

The signal-detect function is an input to the interrupt control circuit and can be used to trigger an interrupt event; see Section 4.16. Note that the respective interrupt event represents the logic OR of the signal detection on all input channels and does not provide indication of which input channel caused the interrupt. To avoid multiple interrupts, the signal-detect interrupt can be reasserted only after all input channels have fallen below the trigger threshold level.

The input path signal-detection control registers are described in Table 4-8.



Table 4-8. Input Signal Path Signal-Detect Control

Register Address	Bit	Label	Default		Description	
R786 (0x0312)	15	IN1L_SIG_DET_	0	Input Path 1 (Left) Si	ignal-Detect Enable	
DMIC1L_Control		ENA		0 = Disabled		
				1 = Enabled		
R790 (0x0316)	15	IN1R_SIG_DET_	0	Input Path 1 (Right)	Signal-Detect Enable	
DMIC1R_Control		ENA		0 = Disabled		
				1 = Enabled		
R794 (0x031A)	15	IN2L_SIG_DET_	0	Input Path 2 (Left) S	ignal-Detect Enable	
DMIC2L_Control		ENA		0 = Disabled		
				1 = Enabled		
R798 (0x031E)	15	IN2R_SIG_DET_	0	Input Path 2 (Right)	Signal-Detect Enable	
DMIC2R_Control		ENA		0 = Disabled		
				1 = Enabled		
R802 (0x0320)	15	IN3L_SIG_DET_	0	Input Path 3 (Left) S	ignal-Detect Enable	
DMIC3L_Control		ENA		0 = Disabled		
				1 = Enabled		
R806 (0x0326)	15	IN3R_SIG_DET_	0	Input Path 3 (Right)	Signal-Detect Enable	
DMIC3R_Control		ENA		0 = Disabled		
				1 = Enabled		
R810 (0x032A)	15	IN4L_SIG_DET_	0	Input Path 4 (Left) S	ignal-Detect Enable	
DMIC4L_Control		ENA		0 = Disabled		
				1 = Enabled		
R814 (0x032E)	15	IN4R_SIG_DET_	0	Input Path 4 (Right)	Signal-Detect Enable	
DMIC4R_Control		ENA		0 = Disabled		
				1 = Enabled		
R818 (0x0332)	15	IN5L_SIG_DET_	0	Input Path 5 (Left) Si	ignal-Detect Enable	
DMIC5L_Control		ENA		0 = Disabled		
				1 = Enabled		
R822 (0x0336)	15	IN5R_SIG_DET_	0	Input Path 5 (Right)	Signal-Detect Enable	
DMIC5R_Control		ENA		0 = Disabled		
				1 = Enabled		
R832 (0x0340)	8:4	IN_SIG_DET_	0x00	Input Signal Path Sig	gnal-Detect Threshold	
Signal_Detect_Globals		THR[4:0]		0x00 = -30.1 dB	0x05 = -54.2 dB	0x0A = -72.2 dB
				0x01 = -36.1 dB	0x06 = -56.7 dB	0x0B = -74.7 dB
				0x02 = -42.1 dB	0x07 = -60.2 dB	0x0C = -78.3 dB
				0x03 = -48.2 dB	0x08 = -66.2 dB	0x0D = -80.8 dB
				0x04 = -50.7 dB	0x09 = -68.7 dB	All other codes are reserved
	3:0	IN_SIG_DET_ HOLD[3:0]	0001	Input Signal Path Signs deasserted)	nal-Detect Hold Time (dela	y before signal detect indication
				0000 = Reserved	(4-ms steps)	1100 = 96–100 ms
				0001 = 4–8 ms	1001 = 36–40 ms	1101 = 192–196 ms
				0010 = 8–12 ms	1010 = 40–44 ms	1110 = 384–388 ms
				0011 = 12–16 ms	1011 = 48–52 ms	1111 = 768–772 ms

4.2.9 Input Signal Path ANC Control

The CS47L90 incorporates a stereo ANC processor that can provide noise reduction in a variety of different operating conditions. The left and right ANC input sources for the receive path ANC function are selected using IN_RXANCL_SEL and IN_RXANCR_SEL, as described in Table 4-9.

See Section 4.6 for further details of the ANC function.

Register Address	Bit	Label	Default	Description
R3841 (0x0F01)	6:4	IN_RXANCR_	000	Right Input source for Rx ANC function
ANC_SRC		SEL[2:0]		000 = No selection
				001 = Input Path 1
				010 = Input Path 2
				011 = Input Path 3
				100 = Input Path 4
				101 = Input Path 5
				All other codes are reserved
	2:0	IN_RXANCL_	000	Left Input source for Rx ANC function
		SEL[2:0]		000 = No selection
				001 = Input Path 1
				010 = Input Path 2
				011 = Input Path 3
				100 = Input Path 4
				101 = Input Path 5
				All other codes are reserved

Table 4-9. Input Signal Paths ANC Control

4.2.10 DMIC Pin Configuration

DMIC operation on input paths IN1 and IN2 is selected using IN*n*_MODE, as described in Table 4-3. If DMIC is selected, the respective DMICCLK*n* and DMICDAT*n* pins are configured as digital outputs and inputs, respectively.

DMIC operation on input paths IN3, IN4, and IN5 is implemented on multifunction GPIO pins, which must be configured for the respective DMIC functions when required. The DMIC connections are pin-specific alternative functions on specific GPIO pins. See Section 4.15 to configure the GPIO pins for DMIC operation.

The CS47L90 provides integrated pull-down resistors on each DMICDAT*n* pin. This provides a flexible capability for interfacing with other devices.

The DMICDAT1 and DMICDAT2 pull-down resistors can be configured independently using the bits described in Table 4-10. Note that, if the DMICDAT*n* DMIC input paths are disabled, the pull-down is disabled on the respective pin.

Register Address	Bit	Label	Default	Description
R840 (0x0348)	1	DMICDAT2_PD	0	DMICDAT2 Pull-Down Control
Dig_Mic_Pad_Ctrl				0 = Disabled
				1 = Enabled
	0	DMICDAT1_PD	0	DMICDAT1 Pull-Down Control
				0 = Disabled
				1 = Enabled

Table 4-10. DMIC Interface Pull-Down Control

The DMICDAT3, DMICDAT4, and DMICDAT5 pull-up and pull-down resistors are provided as part of the GPIO functionality; these can be configured independently using the fields described in Table 4-99. If the pull-up and pull-down resistors are both enabled, the CS47L90 provides a bus keeper function on the respective pin. The bus-keeper function holds the logic level unchanged whenever the pin is undriven (e.g., if the signal is tristated).

4.3 Digital Core

The CS47L90 digital core provides extensive mixing and processing capabilities for multiple signal paths. The configuration is highly flexible and supports virtually every conceivable input/output connection between the available processing blocks.

The digital core provides parametric equalization (EQ) functions, DRC, low-/high-pass filters (LHPF), and programmable DSP capability. The DSP can support functions such as wind-noise, side-tone, or other programmable filters, also dynamic range control and compression, or virtual surround sound and other audio enhancements.



The CS47L90 supports multiple signal paths through the digital core. Stereo full-duplex sample-rate conversion is provided to allow digital audio to be routed between input (ADC) paths, output (DAC) paths, digital audio interfaces (AIF1–AIF4) and SLIMbus paths operating at different sample rates or referenced to asynchronous clock domains. Data-format conversion (DFC) functions are available to support different interface standards on the input and output signal paths.

The DSP functions are highly programmable, using application-specific control sequences. Note that the DSP configuration data is lost whenever the DCVDD power domain is removed; the DSP configuration data must be downloaded to the CS47L90 each time the device is powered up.

The procedure for configuring the CS47L90 DSP functions is tailored to each customer's application; please contact your Cirrus Logic representative for more details.

The digital core incorporates a S/PDIF transmitter that can provide a stereo S/PDIF output on a GPIO pin. Standard sample rates of 32–192 kHz can be supported. The CS47L90 incorporates a tone generator that can be used for beep functions through any of the audio signal paths. A white-noise generator is incorporated, to provide comfort noise in cases where silence (digital mute) is not desirable.

A haptic signal generator is provided, for use with external haptic devices (e.g., mechanical vibration actuators). Two pulse-width modulation (PWM) signal generators are also provided; the PWM waveforms can be modulated by an audio source within the digital core and can be output on a GPIO pin.

The CS47L90 also incorporates the Cirrus Logic ANC functionality, described in Section 4.6.

An overview of the digital-core mixing and signal-processing functions is provided in Fig. 4-11. The control registers associated with the digital-core signal paths are shown in Fig. 4-12 through Fig. 4-29. The full list of digital mixer control registers (R1600–R3576) is provided in Section 6. Generic register field definitions are provided in Table 4-11.

The digital audio core is predominantly a 24-bit architecture, but also provides limited support for 32-bit signal paths. Audio data samples of up to 32 bits can be received via the AIF1, AIF3, and SLIMbus input channels and routed to the AIF1, AIF3, SLIMbus, and S/PDIF output paths. The respective output mixers provide full support for 32-bit data words.

Note that all other signal paths and signal-processing blocks within the digital core are limited to 24-bit data length; data samples are truncated to 24-bit length if they are routed through any function that does not support 32-bit data words.






Figure 4-11. Digital Core



4.3.1 Digital-Core Mixers

The CS47L90 provides an extensive digital mixing capability. The digital-core mixing and signal-processing blocks are shown in Fig. 4-11. A four-input digital mixer is associated with many of these functions, as shown. The digital mixer circuit is identical in each instance, providing up to four selectable input sources, with independent volume control on each input.

The control registers associated with the digital-core signal paths are shown in Fig. 4-12–Fig. 4-29. The full list of digital mixer control registers (R1600–R3576) is provided in Section 6.

Further description of the associated control registers is provided throughout Section 4.3. Generic register field definitions are provided in Table 4-11.

The digital mixer input sources are selected using the associated x_SRCn fields; the volume control is implemented via the associated x_VOLn fields.

The ASRC, ISRC, DFC, and DSP auxiliary input functions support selectable input sources, but do not incorporate any digital mixing. The respective input source (x SRCn) fields are identical to those of the digital mixers.

The x_SRC*n* fields select the input sources for the respective mixer or signal-processing block. Note that the selected input sources must be configured for the same sample rate as the blocks to which they are connected. Sample-rate conversion functions are available to support flexible interconnectivity; see Section 4.3.15 and Section 4.3.16. The DFCs provide support for different data types, including floating point formats. Note that, if unsigned or floating point data is present within the digital core, some restrictions on the valid signal routing options apply—see Section 4.3.13.

A status bit is associated with each configurable input source. If an underclocked error condition occurs, these bits indicate which signal paths have been enabled.

The generic register field definition for the digital mixers is provided in Table 4-11.



Table 4-11. Digital-Core Mixer Control Registers

Register Address	Bit	Label	Default		Description	
R1600 (0x0640)	15	x_STSn	0	[Digital Core function] input	t n status	
to				0 = Disabled		
R3576 (0x0DF8)				1 = Enabled		
	7:1	x_VOLn	0x40	[Digital Core mixer] input n	•	in 1-dB steps)
				0x00 to 0x20 = -32 dB	(1-dB steps)	0x50 = +16 dB
				0x21 = -31 dB	0x40 = 0 dB	0x51 to 0x7F = +16 dB
				0x22 = -30 dB	(1-dB steps)	
	7:0	x_SRC <i>n</i>	0x00	[Digital Core function] input		
				0x00 = Silence (mute)	0x52 = EQ3	0x97 = ASRC2 IN2 Right
				0x04 = Tone generator 1	0x53 = EQ4	0xA0 = ISRC1 INT1
				0x05 = Tone generator 2	0x58 = DRC1 Left	0xA1 = ISRC1 INT2
				0x06 = Haptic generator	0x59 = DRC1 Right	0xA2 = ISRC1 INT3
				0x08 = AEC Loop-Back 1	0x5A = DRC2 Left	0xA3 = ISRC1 INT4
				0x09 = AEC Loop-Back 2	0x5B = DRC2 Right 0x60 = LHPF1	0xA4 = ISRC1 DEC1
				0x0D = Noise generator 0x10 = IN1L signal path	0x61 = LHPF2	0xA5 = ISRC1 DEC2 0xA6 = ISRC1 DEC3
				0x10 = IN1E signal path	0x62 = LHPF3	0xA7 = ISRC1 DEC4
				0x12 = IN2L signal path	0x63 = LHPF4	0xA8 = ISRC2 INT1
				0x13 = IN2R signal path	0x68 = DSP1 Channel 1	0xA9 = ISRC2 INT2
				0x14 = IN3L signal path	0x69 = DSP1 Channel 2	0xAA = ISRC2 INT3
				0x15 = IN3R signal path	0x6A = DSP1 Channel 3	0xAB = ISRC2 INT4
				0x16 = IN4L signal path	0x6B = DSP1 Channel 4	0xAC = ISRC2 DEC1
				0x17 = IN4R signal path	0x6C = DSP1 Channel 5	0xAD = ISRC2 DEC2
				0x18 = IN5L signal path	0x6D = DSP1 Channel 6	0xAE = ISRC2 DEC3
				0x19 = IN5R signal path	0x70 = DSP2 Channel 1	0xAF = ISRC2 DEC4
				0x20 = AIF1 RX1	0x71 = DSP2 Channel 2	0xB0 = ISRC3 INT1
				0x21 = AIF1 RX2	0x72 = DSP2 Channel 3	0xB1 = ISRC3 INT2
				0x22 = AIF1 RX3	0x73 = DSP2 Channel 4	0xB4 = ISRC3 DEC1
				0x23 = AIF1 RX4	0x74 = DSP2 Channel 5	0xB5 = ISRC3 DEC2
				0x24 = AIF1 RX5	0x75 = DSP2 Channel 6	0xB8 = ISRC4 INT1
				0x25 = AIF1 RX6	0x78 = DSP3 Channel 1	0xB9 = ISRC4 INT2
				0x26 = AIF1 RX7	0x79 = DSP3 Channel 2	0xBC = ISRC4 DEC1
				0x27 = AIF1 RX8	0x7A = DSP3 Channel 3	0xBD = ISRC4 DEC2
				0x28 = AIF2 RX1	0x7B = DSP3 Channel 4	0xC0 = DSP6 Channel 1
				0x29 = AIF2 RX2	0x7C = DSP3 Channel 5	0xC1 = DSP6 Channel 2
				0x2A = AIF2 RX3	0x7D = DSP3 Channel 6	0xC2 = DSP6 Channel 3
				0x2B = AIF2 RX4	0x80 = DSP4 Channel 1	0xC3 = DSP6 Channel 4
				0x2C = AIF2 RX5	0x81 = DSP4 Channel 2	0xC4 = DSP6 Channel 5
				0x2D = AIF2 RX6	0x82 = DSP4 Channel 3	0xC5 = DSP6 Channel 6
				0x2E = AIF2 RX7	0x83 = DSP4 Channel 4	0xC8 = DSP7 Channel 1
				0x2F = AIF2 RX8 0x30 = AIF3 RX1	0x84 = DSP4 Channel 5 0x85 = DSP4 Channel 6	0xC9 = DSP7 Channel 2 0xCA = DSP7 Channel 3
				0x31 = AIF3 RX1	0x88 = DSP5 Channel 1	0xCB= DSP7 Channel 4
				0x34 = AIF4 RX1	0x89 = DSP5 Channel 2	0xCC= DSP7 Channel 5
				0x35 = AIF4 RX2	0x8A = DSP5 Channel 3	0xCD= DSP7 Channel 6
				0x38 = SLIMbus RX1	0x8B = DSP5 Channel 4	0xF8 = DFC1
				0x39 = SLIMbus RX2	0x8C = DSP5 Channel 5	0xF9 = DFC2
				0x3A = SLIMbus RX3	0x8D = DSP5 Channel 6	0xFA = DFC3
				0x3B = SLIMbus RX4	0x90 = ASRC1 IN1 Left	0xFB = DFC4
				0x3C = SLIMbus RX5	0x91 = ASRC1 IN1 Right	
				0x3D = SLIMbus RX6	0x92 = ASRC1 IN2 Left	0xFD = DFC6
				0x3E = SLIMbus RX7	0x93 = ASRC1 IN2 Right	
				0x3F = SLIMbus RX8	0x94 = ASRC2 IN1 Left	0xFF = DFC8
				0x50 = EQ1	0x95 = ASRC2 IN1 Right	
				0x51 = EQ2	0x96 = ASRC2 IN2 Left	



4.3.2 Digital-Core Inputs

The digital core comprises multiple input paths, as shown in Fig. 4-12. Any of these inputs may be selected as a source to the digital mixers or signal-processing functions within the CS47L90 digital core.

Note that the outputs from other blocks within the digital core may also be selected as input to the digital mixers or signal-processing functions within the CS47L90 digital core. Those input sources, which are not shown in Fig. 4-12, are described separately throughout Section 4.3.

The hexadecimal numbers in Fig. 4-12 indicate the corresponding x_SRC*n* setting for selection of that signal as an input to another digital-core function.

The sample rate for the input signal paths is configured by using the applicable IN_RATE, AIF*n*_RATE, or SLIMRX*n*_RATE field; see Table 4-26. Note that sample-rate conversion is required when routing the input signal paths to any signal chain that is asynchronous or configured for a different sample rate.




Figure 4-12. Digital-Core Inputs



4.3.3 Digital-Core Output Mixers

The digital core comprises multiple output paths. The output paths associated with AIF1–AIF4 are shown in Fig. 4-13. The output paths associated with OUT1–OUT5 are shown in Fig. 4-14. The output paths associated with the SLIMbus interface are shown in Fig. 4-15.

A four-input mixer is associated with each output. The four input sources are selectable in each case, and independent volume control is provided for each path.

The AIF1–AIF4 output mixer control fields (see Fig. 4-13) are located at register addresses R1792–R1967 (0x0700–0x07AF). The OUT1–OUT5 output mixer control fields (see Fig. 4-14) are located at addresses R1664–R1743 (0x0680–0x06CF). The SLIMbus output mixer control fields (see Fig. 4-15) are located at addresses R1984–R2047 (0x07C0–0x07FF).

The full list of digital mixer control registers (R1600–R3576) is provided in Section 6. Generic register field definitions are provided in Table 4-11.

The x_SRC*n* fields select the input sources for the respective mixers. Note that the selected input sources must be configured for the same sample rate as the mixer to which they are connected. Sample-rate conversion functions are available to support flexible interconnectivity; see Section 4.3.15 and Section 4.3.16.

The sample rate for the output signal paths is configured using the applicable OUT_RATE, AIF*n*_RATE, or SLIMTX*n*_RATE fields; see Table 4-26. Note that sample-rate conversion is required when routing the output signal paths to any signal chain that is asynchronous or configured for a different sample rate.

The OUT_RATE, AIFn_RATE, or SLIMTXn_RATE fields must not be changed if any of the respective x_SRCn fields is nonzero. The associated x_SRCn fields must be cleared before writing new values to OUT_RATE, AIFn_RATE, or SLIMTXn_RATE. A minimum delay of 125 μ s must be allowed between clearing the x_SRCn fields and writing to the associated OUT_RATE, AIFn_RATE, or SLIMTXn_RATE fields. See Table 4-26 for details.

The AIF1, AIF3, and SLIMbus output mixers provide full support for 32-bit data words. Audio data samples up to 32 bits are supported on the AIF1, AIF3, and SLIMbus input channels, which can be routed to the AIF1, AIF3, and SLIMbus output paths. Note that other signal paths and signal-processing blocks within the digital core are limited to 24-bit data length; data samples are truncated to 24-bit length if they are routed through any function that does not support 32-bit data words.

The CS47L90 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the output mixer paths. If the frequency is too low, an attempt to enable an output mixer path fails. Note that active signal paths are not affected under such circumstances.

The status bits in registers R1600–R3576 indicate the status of each digital mixer. If an underclocked error condition occurs, these bits indicate which mixers have been enabled.




Figure 4-13. Digital-Core AIF Outputs




Figure 4-14. Digital-Core OUTn Outputs




Figure 4-15. Digital-Core SLIMbus Outputs

4.3.4 Five-Band Parametric Equalizer (EQ)

The digital core provides four EQ processing blocks as shown in Fig. 4-16. A four-input mixer is associated with each EQ. The four input sources are selectable in each case, and independent volume control is provided for each path. Each EQ block supports one output.

The EQ provides selective control of five frequency bands as follows:

• The low-frequency band (Band 1) filter can be configured as a peak filter or as a shelving filter. If configured as a shelving filter, it provides adjustable gain below the Band 1 cut-off frequency. As a peak filter, it provides adjustable gain within a defined frequency band that is centered on the Band 1 frequency.



- The midfrequency bands (Band 2–Band 4) filters are peak filters that provide adjustable gain around the respective center frequency.
- The high-frequency band (Band 5) filter is a shelving filter that provides adjustable gain above the Band 5 cut-off frequency.




Figure 4-16. Digital-Core EQ Blocks

The EQ1–EQ4 mixer control fields (see Fig. 4-16) are located at register addresses R2176–R2207 (0x0880–0x089F).

The full list of digital-mixer control registers (R1600–R3576) is provided in Section 6. Generic register field definitions are provided in Table 4-11.

The x_SRC*n* fields select the input sources for the respective EQ processing blocks. Note that the selected input sources must be configured for the same sample rate as the EQ to which they are connected. Sample-rate conversion functions are available to support flexible interconnectivity; see Section 4.3.15 and Section 4.3.16.

The hexadecimal numbers in Fig. 4-16 indicate the corresponding x_SRC*n* setting for selection of that signal as an input to another digital-core function.

The sample rate for the EQ function is configured using FX_RATE; see Table 4-26. Note that the EQ, DRC, and LHPF functions must be configured for the same sample rate. Sample-rate conversion is required when routing the EQ signal paths to any signal chain that is asynchronous or configured for a different sample rate.

The FX_RATE field must not be changed if any of the associated x_SRCn fields is nonzero. The associated x_SRCn fields must be cleared before writing a new value to FX_RATE. A minimum delay of 125 μ s must be allowed between clearing the x_SRCn fields and writing to FX_RATE. See Table 4-26 for details.

The cut-off or center frequencies for the five-band EQ are set by using the coefficients held in the registers identified in Table 4-12. These coefficients are derived using tools provided in Cirrus Logic's WISCE™ evaluation-board control software; please contact your Cirrus Logic representative for details.

Table 4-12. EQ Coefficient Registers

EQ	Register Addresses
EQ1	R3602 (0x0E10) to R3620 (0x0E24)
EQ2	R3624 (0x0E28) to R3642 (0x0E3A)
EQ3	R3646 (0x0E3E) to R3664 (0x0E53)
EQ4	R3668 (0x0E54) to R3686 (0x0E66)

The control registers associated with the EQ functions are described in Table 4-13.



Table 4-13. EQ Enable and Gain Control

R3585 (0x0E01)	Register Address	Bit	Label	Default	Description
0 = Disabled 1 = Enabled		15:4	FX_STS[11:0]	0x00	LHPF, DRC, EQ Enable Status. Indicates the status of each respective
1 = Enabled	FX_Ctrl2				1 9 1
R3600 (0x0E10)					
R3600 (0x0E10 15:11 EQ1_B1_GAIN[4:0] 0x0C EQ1 Band 1 Gain 1 (-12 dB to +12 dB in 1-dB steps) 10:5 EQ1_B2_GAIN[4:0] 0x0C EQ1 Band 2 Gain 1 (-12 dB to +12 dB in 1-dB steps) 0 EQ1_BNA 0x0C EQ1 Band 3 Gain 1 (-12 dB to +12 dB in 1-dB steps) 0 EQ1_BNA 0x0C EQ1 Band 3 Gain 1 (-12 dB to +12 dB in 1-dB steps) 0 EQ1_BNA 0x0C EQ1 Band 3 Gain 1 (-12 dB to +12 dB in 1-dB steps) 0 EQ1_BNA 0 EQ1_B Band 3 Gain 1 (-12 dB to +12 dB in 1-dB steps) 0 EQ1_B Band 3 Gain 1 (-12 dB to +12 dB in 1-dB steps) 0 EQ1_B Band 4 Gain 1 (-12 dB to +12 dB in 1-dB steps) 0 EQ1_B Band 4 Gain 1 (-12 dB to +12 dB in 1-dB steps) 0 EQ1_B Band 4 Gain 1 (-12 dB to +12 dB in 1-dB steps) 0 EQ1_B Band 4 Gain 1 (-12 dB to +12 dB in 1-dB steps) 0 EQ1_B Band 4 Gain 1 (-12 dB to +12 dB in 1-dB steps) 0 EQ1_B Band 5 Gain 1 (-12 dB to +12 dB in 1-dB steps) 0 EQ1_B Band 5 Gain 1 (-12 dB to +12 dB in 1-dB steps) 0 EQ1_B Band 5 Gain 1 (-12 dB to +12 dB in 1-dB steps) 0 EQ1_B Band 5 Gain 1 (-12 dB to +12 dB in 1-dB steps) 0 EQ1_B Band 4 Gain 1 (-12 dB in 1-dB steps) 0 EQ1_B Band 4 Gain 1 (-12 dB in 1-dB steps) 0 EQ1_B Band 4 Gain 1 (-12 dB in 1-dB steps) 0 EQ1_B Band 4 Gain 1 (-12 dB in 1-dB steps) 0 EQ2_B Band 4 Gain 1 (-12 dB in 1-dB steps) 0 EQ2_B Band 4 Gain 1 (-12 dB in 1-dB steps) 0 EQ2_B Band 4 Gain 1 (-12 dB in 1-dB steps) 0 EQ2_B Band 4 Gain 1 (-12 dB in 1-dB steps) 0 EQ2_B Band 4 Gain 1 (-12 dB in 1-dB steps) 0 EQ2_B Band 4 Gain 1 (-12 dB in 1-dB steps) 0 EQ2_B Band 4 Gain 1 (-12 dB in 1-dB steps) 0 EQ2_B Band 4 Gain 1 (-12 dB in 1-dB steps) 0 EQ2_B Band 4 Gain 1 (-12 dB in 1-dB steps) 0 EQ2_B Band 4 Gain 1 (-12 dB in 1-dB steps) 0 EQ2_B Band 4 Gain 1 (-12 dB in 1-dB steps) 0 EQ2_B Band 4 Gain 1 (-12 dB in 1-dB steps) 0 EQ2_B Band 4 Gain 1 (-12 dB in 1-dB steps) 0 EQ2_B Band 4 Gain 1 (-12 dB in 1-dB steps) 0 EQ3_B Band 4 Gain 1 (-12 dB in 1-dB steps) 0 EQ3_B Band 4 Gain 1 (-12 dB in 1-d					1
R3600 (0x0E10)					
R3600 (0x0E10)					
EQ1_1 106 EQ1_B2_CAIN[4:0] 0x0C EQ1_Band 2_Gain 1_(-12_dB to +12_dB in 1-dB_steps)					
S-11 EQ1_B3_GAIN[4-0]	, , ,				,
R3601 (0x0E11)	EQ1_1				
R3601 (0x0E11)					
R3601 (0x0E11)		0	EQ1_ENA	0	
R3601 (0x0E11)					
EQ1_2					
R3602 (0x0E12) to R3602 (0x0E24)	` '				
R3602 (0x0E12) to 15:0 EQ1_B1_* EQ1_B2_* EQ1_B3_* EQ1_B3_* EQ1_B5_* EQ2_B1_GAIN[4:0] Ox0C EQ2_Band 1_Gain_1 -12dBto_+12dBin_1-dBsteps EQ2_B3_GAIN[4:0] Ox0C EQ2_Band_2_Gain_1 -12dBto_+12dBin_1-dBsteps EQ2_B3_GAIN[4:0] Ox0C EQ2_B3_GAIN_6_1 Ox0C EQ3_B3_GAIN_6_1 Ox0C EQ3_B3_GAIN_	EQ1_2				, ,
1 = Peak filter		0	EQ1_B1_MODE	0	
R3602 (0x0E12) to R3620 (0x0E24)					1
R3620 (0x0E24)					
R3622 (0x0E26)	` ,	15:0		_	
R3622 (0x0E26)	R3620 (0x0E24)				the derivation of these neid values.
R3622 (0x0E26)					
R3622 (0x0E26)					
EQ2_1	D0000 (0-0E00)	15.11		000	FOO Peed 4 Oaks 1
10:6 EQ2_B2_GAIN[4:0] 0x0C EQ2 Band 2 Gain 1 -12 dB to +12 dB in 1-dB steps	, ,	15:11	EQ2_B1_GAIN[4:0]	UXUC	
Comparison of these field values. Comparison of the steps	EQ2_1	40.0	EOO DO CAINITA OL	000	
S:1 EQ2_B3_GAIN[4:0] 0x0C EQ2 Band 3 Gain 1 -12 dB to +12 dB in 1-dB steps		10:6	EQ2_B2_GAIN[4:0]	UXUC	
-12 dB to +12 dB in 1-dB steps 0 EQ2_ENA 0 EQ2_Enable 0 = Disabled 1 = Enabled 1 = Enabled 1 = Eq2_Ba_GAIN[4:0] 0x0C EQ2 Band 4 Gain 1 (-12 dB to +12 dB in 1-dB steps) 10:6 EQ2_B5_GAIN[4:0] 0x0C EQ2 Band 5 Gain 1 (-12 dB to +12 dB in 1-dB steps) 0 EQ2_B1_MODE 0 EQ2_B1_MODE 0 EQ2_Band 1 Mode 0 = Shelving filter 1 = Peak filter 1 = Peak filter 1 = Peak filter 1 = Peak filter R3624 (0x0E3A) R3642 (0x0E3A) 15:0 EQ2_B1_* EQ2_B2_* EQ2_B3_* EQ2_B3_* EQ2_B4_* EQ2_B4_* EQ2_B5_* R3644 (0x0E3C) 15:11 EQ3_B1_GAIN[4:0] 0x0C EQ3 Band 1 Gain 1 (-12 dB to +12 dB in 1-dB steps) EQ3_1 10:6 EQ3_B2_GAIN[4:0] 0x0C EQ3 Band 2 Gain 1 (-12 dB to +12 dB in 1-dB steps) 5:1 EQ3_B3_GAIN[4:0] 0x0C EQ3 Band 3 Gain 1 (-12 dB to +12 dB in 1-dB steps) 0 EQ3_ENA 0 EQ3_Band 0 Gain 1 (-12 dB to +12 dB in 1-dB steps) R3645 (0x0E3D) 15:11 EQ3_B4_GAIN[4:0] 0x0C EQ3 Band 4 Gain 1 (-12 dB to +12 dB in 1-dB steps) 15:11 EQ3_B4_GAIN[4:0] 0x0C EQ3 Band 3 Gain 1 (-12 dB to +12 dB in 1-dB steps) 15:11 EQ3_B4_GAIN[4:0] 0x0C EQ3 Band 4 Gain 1 (-12 dB to +12 dB in 1-dB steps) 15:11 EQ3_B4_GAIN[4:0] 0x0C EQ3 Band 3 Gain 1 (-12 dB to +12 dB in 1-dB steps) 15:11 EQ3_B4_GAIN[4:0] 0x0C EQ3 Band 4 Gain 1 (-12 dB to +12 dB in 1-dB steps)		E · 1	EO2 D2 CAINI(4:01	0,,00	·
R3623 (0x0E27)		5.1	EQ2_B3_GAIN[4.0]	UXUC	
R3623 (0x0E27)		Λ	EO2 ENΔ	n	•
R3623 (0x0E27)		U	LQZ_LIVA		
R3623 (0x0E27)					
EQ2_2 10:6 EQ2_B5_GAIN[4:0] 0x0C EQ2 Band 5 Gain 1 (-12 dB to +12 dB in 1-dB steps) 0 EQ2_B1_MODE 0 EQ2_Band 1 Mode 0 = Shelving filter 1 = Peak filter R3624 (0x0E28) to R3642 (0x0E3A) 15:0 EQ2_B1_* EQ2_B2_* EQ2_B3_* EQ2_B3_* EQ2_B4_* EQ2_B5_* R3644 (0x0E3C) EQ3_B1_GAIN[4:0] 0x0C EQ3 Band 1 Gain 1 (-12 dB to +12 dB in 1-dB steps) EQ3_1 10:6 EQ3_B2_GAIN[4:0] 0x0C EQ3 Band 2 Gain 1 (-12 dB to +12 dB in 1-dB steps) 5:1 EQ3_B3_GAIN[4:0] 0x0C EQ3 Band 3 Gain 1 (-12 dB to +12 dB in 1-dB steps) 0 EQ3_ENA 0 EQ3_Band 0 EQ3_	R3623 (0x0F27)	15:11	FO2 B4 GAIN[4:0]	0x0C	
R3624 (0x0E28) to R3642 (0x0E3A)	, ,				
R3624 (0x0E28) to R3642 (0x0E3A)					` ,
1 = Peak filter		Ū			
R3624 (0x0E28) to R3642 (0x0E3A) Sequence Fequence Fequence					
R3642 (0x0E3A)	R3624 (0x0E28) to	15:0	EQ2 B1 *	_	EQ2 Frequency Coefficients. Refer to WISCE evaluation board control software for
EQ2_B3_* EQ2_B4_* EQ2_B5_* R3644 (0x0E3C) 15:11 EQ3_B1_GAIN[4:0] 0x0C EQ3 Band 1 Gain 1 (-12 dB to +12 dB in 1-dB steps) EQ3_1 10:6 EQ3_B2_GAIN[4:0] 0x0C EQ3 Band 2 Gain 1 (-12 dB to +12 dB in 1-dB steps) 5:1 EQ3_B3_GAIN[4:0] 0x0C EQ3 Band 3 Gain 1 (-12 dB to +12 dB in 1-dB steps) 0 EQ3_ENA 0 EQ3 Enable 0 = Disabled 1 = Enabled R3645 (0x0E3D) 15:11 EQ3_B4_GAIN[4:0] 0x0C EQ3 Band 4 Gain 1 (-12 dB to +12 dB in 1-dB steps)	` '				
EQ2_B4_* EQ2_B5_* R3644 (0x0E3C) 15:11 EQ3_B1_GAIN[4:0] 0x0C EQ3 Band 1 Gain 1 (-12 dB to +12 dB in 1-dB steps) EQ3_1 10:6 EQ3_B2_GAIN[4:0] 0x0C EQ3 Band 2 Gain 1 (-12 dB to +12 dB in 1-dB steps) 5:1 EQ3_B3_GAIN[4:0] 0x0C EQ3 Band 3 Gain 1 (-12 dB to +12 dB in 1-dB steps) 0 EQ3_ENA 0 EQ3_Enable 0 = Disabled 1 = Enabled R3645 (0x0E3D) 15:11 EQ3_B4_GAIN[4:0] 0x0C EQ3 Band 4 Gain 1 (-12 dB to +12 dB in 1-dB steps)	,				
EQ2_B5_* R3644 (0x0E3C) 15:11 EQ3_B1_GAIN[4:0] 0x0C EQ3 Band 1 Gain 1 (-12 dB to +12 dB in 1-dB steps)					
R3644 (0x0E3C)					
EQ3_1 10:6 EQ3_B2_GAIN[4:0] 0x0C EQ3 Band 2 Gain 1 (-12 dB to +12 dB in 1-dB steps) 5:1 EQ3_B3_GAIN[4:0] 0x0C EQ3 Band 3 Gain 1 (-12 dB to +12 dB in 1-dB steps) 0 EQ3_ENA 0 EQ3 Enable 0 = Disabled 1 = Enabled R3645 (0x0E3D) 15:11 EQ3_B4_GAIN[4:0] 0x0C EQ3 Band 4 Gain 1 (-12 dB to +12 dB in 1-dB steps)	R3644 (0x0E3C)	15:11		0x0C	EQ3 Band 1 Gain 1 (-12 dB to +12 dB in 1-dB steps)
5:1 EQ3_B3_GAIN[4:0] 0x0C EQ3 Band 3 Gain 1 (-12 dB to +12 dB in 1-dB steps) 0 EQ3_ENA 0 EQ3 Enable 0 = Disabled 1 = Enabled R3645 (0x0E3D) 15:11 EQ3_B4_GAIN[4:0] 0x0C EQ3 Band 4 Gain 1 (-12 dB to +12 dB in 1-dB steps)	, ,				` ,
0 = Disabled 1 = Enabled R3645 (0x0E3D) 15:11 EQ3_B4_GAIN[4:0] 0x0C EQ3 Band 4 Gain ¹ (-12 dB to +12 dB in 1-dB steps)					· · ·
1 = Enabled		0	EQ3_ENA	0	EQ3 Enable
R3645 (0x0E3D) 15:11 EQ3_B4_GAIN[4:0] 0x0C EQ3 Band 4 Gain ¹ (-12 dB to +12 dB in 1-dB steps)					0 = Disabled
, , , , , , , , , , , , , , , , , , , ,					1 = Enabled
EQ3_2 10:6 EQ3_B5_GAIN[4:0] 0x0C EQ3 Band 5 Gain 1 (-12 dB to +12 dB in 1-dB steps)	R3645 (0x0E3D)	15:11	EQ3_B4_GAIN[4:0]	0x0C	EQ3 Band 4 Gain ¹ (–12 dB to +12 dB in 1-dB steps)
. – , , , , – – , , , , , , , , , , , ,	EQ3_2	10:6	EQ3_B5_GAIN[4:0]	0x0C	EQ3 Band 5 Gain 1 (–12 dB to +12 dB in 1-dB steps)
0 EQ3_B1_MODE 0 EQ3 Band 1 Mode		0	EQ3_B1_MODE	0	EQ3 Band 1 Mode
0 = Shelving filter					0 = Shelving filter
1 = Peak filter					1 = Peak filter



Table 4-13. EQ Enable and Gain Control (Cont.)

Register Address	Bit	Label	Default	Description
R3646 (0x0E3E) to	15:0	EQ3_B1_*	_	EQ3 Frequency Coefficients. Refer to WISCE evaluation board control software for
R3664 (0x0E50)		EQ3_B2_*		the derivation of these field values.
		EQ3_B3_*		
		EQ3_B4_*		
		EQ3_B5_*		
R3666 (0x0E52)	15:11	EQ4_B1_GAIN[4:0]	0x0C	EQ4 Band 1 Gain 1 (-12 dB to +12 dB in 1-dB steps)
EQ4_1	10:6	EQ4_B2_GAIN[4:0]	0x0C	EQ4 Band 2 Gain ¹ (–12 dB to +12 dB in 1-dB steps)
	5:1	EQ4_B3_GAIN[4:0]	0x0C	EQ4 Band 3 Gain 1 (-12 dB to +12 dB in 1-dB steps)
	0	EQ4_ENA	0	EQ4 Enable
				0 = Disabled
				1 = Enabled
R3667 (0x0E53)	15:11	EQ4_B4_GAIN[4:0]	0x0C	EQ4 Band 4 Gain ¹ (–12 dB to +12 dB in 1-dB steps)
EQ4_2	10:6	EQ4_B5_GAIN[4:0]	0x0C	EQ4 Band 5 Gain 1 (-12 dB to +12 dB in 1-dB steps
	0	EQ4_B1_MODE	0	EQ4 Band 1 Mode
				0 = Shelving filter
				1 = Peak filter
R3668 (0x0E54) to	15:0	EQ4_B1_*	_	EQ4 Frequency Coefficients
R3686 (0x0E66)		EQ4_B2_*		Refer to WISCE evaluation board control software for the derivation of these field
		EQ4_B3_*		values.
		EQ4_B4_*		
		EQ4_B5_*		

^{1.} See Table 4-14 for gain range.

Table 4-14 lists the EQ gain control settings.

EQ Gain Setting Gain (dB) EQ Gain Setting Gain (dB) 00000 -12 01101 +1 00001 -11 01110 +2 00010 -10 01111 +3 00011 -9 10000 +4 00100 -8 10001 +5 00101 10010 -7 +6 00110 10011 +7 -6 00111 -5 10100 +8 01000 10101 -4 +9 01001 -3 10110 +10 01010 -2 10111 +11

Table 4-14. EQ Gain-Control Range

The CS47L90 automatically checks to confirm whether the SYSCLK frequency is high enough to support the commanded EQ and digital mixing functions. If an attempt is made to enable an EQ signal path, and there are insufficient SYSCLK cycles to support it, the attempt does not succeed. Note that any signal paths that are already active are not affected under such circumstances.

11000

11001-11111

+12

Reserved

-1

0

01011

01100

The FX_STS field in register R3585 indicates the status of each EQ, DRC, and LHPF signal path. If an underclocked error condition occurs, this field indicates which EQ, DRC, or LHPF signal paths have been enabled.

The status bits in registers R1600–R3576 indicate the status of each digital mixer. If an underclocked error condition occurs, these bits indicate which mixers have been enabled.



4.3.5 Dynamic Range Control (DRC)

The digital core provides two stereo DRC processing blocks, as shown in Fig. 4-17. A four-input mixer is associated with each DRC input channel. The input sources are selectable in each case, and independent volume control is provided for each path. The stereo DRC blocks support two outputs each.

The function of the DRC is to adjust the signal gain in conditions where the input amplitude is unknown or varies over a wide range, for example, when recording from microphones built into a handheld system or to restrict the dynamic range of an output signal path.

To improve intelligibility in the presence of loud impulsive noises, the DRC can apply compression and automatic level control to the signal path. It incorporates anticlip and quick-release features for handling transients.

The DRC also incorporates a noise-gate function that provides additional attenuation of very low-level input signals. This means that the signal path is quiet when no signal is present, giving an improvement in background noise level under these conditions.

A signal-detect function is provided within the DRC; this can be used to detect the presence of an audio signal and to trigger other events. It can also be used as an interrupt event or to trigger the control-write sequencer. Note that DRC triggering of the control-write sequencer is supported for DRC1 only.




Figure 4-17. Dynamic Range Control (DRC) Block

The DRC1 and DRC2 mixer control fields (see Fig. 4-17) are located at register addresses R2240–R2271 (0x08C0–0x08DF).

The full list of digital mixer control registers (R1600–R3576) is provided in Section 6. Generic register field definitions are provided in Table 4-11.

The x_SRC*n* fields select the input sources for the respective DRC processing blocks. Note that the selected input sources must be configured for the same sample rate as the DRC to which they are connected. Sample-rate conversion functions are available to support flexible interconnectivity; see Section 4.3.15 and Section 4.3.16.



The hexadecimal numbers in Fig. 4-17 indicate the corresponding x_SRC*n* setting for selection of that signal as an input to another digital-core function.

The sample rate for the DRC function is configured using FX_RATE; see Table 4-26. Note that the EQ, DRC, and LHPF functions must all be configured for the same sample rate. Sample-rate conversion is required when routing the DRC signal paths to any signal chain that is asynchronous or configured for a different sample rate.

The FX_RATE field must not be changed if any of the associated x_SRCn fields is nonzero. The associated x_SRCn fields must be cleared before writing a new value to FX_RATE. A minimum delay of 125 μ s must be allowed between clearing the x_SRCn fields and writing to FX_RATE. See Table 4-26 for details.

The DRC functions are enabled using the control registers described in Table 4-15.

Register Address Bit Label Default Description R3712 (0x0E80) DRC1L ENA 0 DRC1 (left) enable DRC1_ctrl1 0 = Disabled1 = Enabled 0 DRC1R ENA 0 DRC1 (right) enable 0 = Disabled 1 = Enabled R3720 (0x0E88) 0 DRC2L ENA DRC2 (left) enable DRC2_ctrl1 0 = Disabled 1 = Enabled 0 DRC2R ENA 0 DRC2 (right) enable 0 = Disabled1 = Enabled

Table 4-15. DRC Enable

The following description of the DRC is applicable to each DRC. The associated control fields are described in Table 4-17 and Table 4-18 for DRC1 and DRC2 respectively.

4.3.5.1 DRC Compression, Expansion, and Limiting

The DRC supports two different compression regions, separated by a knee at a specific input amplitude. In the region above the knee, the compression slope DRC_nHI_COMP applies; in the region below the knee, the compression slope DRC_nLO_COMP applies. Note that n identifies the applicable DRC 1 or 2.

The DRC also supports a noise-gate region, where low-level input signals are heavily attenuated. This function can be enabled or disabled according to the application requirements. The DRC response in this region is defined by the expansion slope DRC*n* NG EXP.

For additional attenuation of signals in the noise-gate region, an additional knee can be defined (shown as Knee 2 in Fig. 4-18). When this knee is enabled, this introduces an infinitely steep drop-off in the DRC response pattern between the DRC LO COMP and DRC NG EXP regions.

The overall DRC compression characteristic in steady state (i.e., where the input amplitude is near constant) is shown in Fig. 4-18.






Figure 4-18. DRC Response Characteristic

The slope of the DRC response is determined by DRC*n_HI_COMP* and DRC*n_LO_COMP*. A slope of 1 indicates constant gain in this region. A slope less than 1 represents compression (i.e., a change in input amplitude produces only a smaller change in output amplitude). A slope of 0 indicates that the target output amplitude is the same across a range of input amplitudes; this is infinite compression.

When the noise gate is enabled, the DRC response in this region is determined by DRC*n*_NG_EXP. A slope of 1 indicates constant gain in this region. A slope greater than 1 represents expansion (i.e., a change in input amplitude produces a larger change in output amplitude).

When the DRC*n*_KNEE2_OP knee is enabled (Knee 2 in Fig. 4-18), this introduces the vertical line in the response pattern shown, resulting in infinitely steep attenuation at this point in the response.

The DRC parameters are listed in Table 4-16.

Parameters	Parameter	Description
1	DRCn_KNEE_IP	Input level at Knee 1 (dB)
2	DRCn_KNEE_OP	Output level at Knee 2 (dB)
3	DRCn_HI_COMP	Compression ratio above Knee 1
4	DRCn_LO_COMP	Compression ratio below Knee 1
5	DRCn_KNEE2_IP	Input level at Knee 2 (dB)
6	DRCn_NG_EXP	Expansion ratio below Knee 2
7	DRCn KNEE2 OP	Output level at Knee 2 (dB)

Table 4-16. DRC Response Parameters

The noise gate is enabled by setting DRC*n*_NG_ENA. When the noise gate is not enabled, Parameters 5–7 (see Table 4-16) are ignored, and the DRC*n*_LO_COMP slope applies to all input signal levels below Knee 1.

The DRC*n*_KNEE2_OP knee is enabled by setting DRC*n*_KNEE2_OP_ENA. If this bit is not set, Parameter 7 is ignored and the Knee 2 position always coincides with the low end of the DRC*n*_LO_COMP region.

The Knee 1 point in Fig. 4-18 is determined by DRCn_KNEE_IP and DRCn_KNEE_OP.



Parameter Y0, the output level for a 0 dB input, is not specified directly but can be calculated from the other parameters using Eq. 4-1.

 $Y0 = DRCn_KNEE_OP - (DRCn_KNEE_IP \times DRCn_HI_COMP)$

Equation 4-1. DRC Compression Calculation

4.3.5.2 Gain Limits

The minimum and maximum gain applied by the DRC is set by DRC*n*_MINGAIN, DRC*n*_MAXGAIN, and DRC*n*_NG_MINGAIN. These limits can be used to alter the DRC response from that shown in Fig. 4-18. If the range between maximum and minimum gain is reduced, the extent of the dynamic range control is reduced.

The minimum gain in the compression regions of the DRC response is set by DRC*n*_MINGAIN. The minimum gain in the noise-gate region is set by DRC*n*_NG_MINGAIN. The minimum gain limit prevents excessive attenuation of the signal path.

The maximum gain limit set by DRCn_MAXGAIN prevents quiet signals (or silence) from being excessively amplified.

4.3.5.3 Dynamic Characteristics

The dynamic behavior determines how quickly the DRC responds to changing signal levels. Note that the DRC responds to the average (RMS) signal amplitude over a period of time.

The DRC*n*_ATK determines how quickly the DRC gain decreases when the signal amplitude is high. The DRC*n*_DCY determines how quickly the DRC gain increases when the signal amplitude is low.

These fields are described in Table 4-17 and Table 4-18. The register defaults are suitable for general-purpose microphone use.

4.3.5.4 Anticlip Control

The DRC includes an anticlip function to avoid signal clipping when the input amplitude rises very quickly. This function uses a feed-forward technique for early detection of a rising signal level. Signal clipping is avoided by dynamically increasing the gain attack rate when required.

The anticlip function is enabled using the DRC*n*_ANTICLIP bit. Note that the feed-forward processing increases the latency in the input signal path.

The anticlip feature operates entirely in the digital domain; it cannot be used to prevent signal clipping in the analog domain nor in the source signal. Analog clipping can only be prevented by reducing the analog signal gain or by adjusting the source signal.

It is recommended to disable the anticlip function if the quick-release function (see Section 4.3.5.5) is enabled.

4.3.5.5 Quick Release Control

The DRC includes a quick-release function to handle short transient peaks that are not related to the intended source signal. For example, in handheld microphone recording, transient signal peaks sometimes occur due to user handling, key presses or accidental tapping against the microphone. The quick-release function ensures that these transients do not cause the intended signal to be masked by the longer time constant of DRC*n*_DCY.

The quick-release function is enabled by setting the DRC*n*_QR bit. When this bit is enabled, the DRC measures the crest factor (peak to RMS ratio) of the input signal. A high crest factor is indicative of a transient peak that may not be related to the intended source signal. If the crest factor exceeds the level set by DRC*n*_QR_THR, the normal decay rate (DRC*n*_DCY) is ignored and a faster decay rate (DRC*n*_QR_DCY) is used instead.

It is recommended to disable the quick-release function if the anticlip function (see Section 4.3.5.4) is enabled.



4.3.5.6 Signal Activity Detect

The DRC incorporates a configurable signal-detect function, allowing the signal level at the DRC input to be monitored and to be used to trigger other events. This can be used to detect the presence of a microphone signal on an ADC or DMIC channel or to detect an audio signal received over the digital audio interface.

The DRC signal-detect function is enabled by setting DRC*n_*SIG_DET. Note that the respective DRC*n* must also be enabled. The detection threshold is either a peak level (crest factor) or an RMS level, depending on DRC*n_*SIG_DET_MODE. When peak level is selected, the threshold is determined by DRC*n_*SIG_DET_PK, which defines the applicable crest factor (peak-to-RMS ratio) threshold. If RMS level is selected, the threshold is set using DRC*n_*SIG_DET_RMS.

The DRC signal-detect function is an input to the interrupt control circuit and can be used to trigger an interrupt event; see Section 4.16.

The control-write sequencer can be triggered by the DRC1 signal-detect function. This is enabled by setting DRC1_WSEQ_SIG_DET_ENA. See Section 4.19.

Note that signal detection is supported on DRC1 and DRC2, but the triggering of the control-write sequencer is available on DRC1 only.

4.3.5.7 DRC Register Controls

The DRC1 control registers are described in Table 4-17.

Table 4-17. DRC1 Control Registers

Register Address	Bit	Label	Default	Description				
R3585 (0x0E01)	15:4	FX_STS[11:0]	0x00	LHPF, DRC, EQ enable stat	LHPF, DRC, EQ enable status. Indicates the status of each respective			
FX_Ctrl2				signal-processing function.	signal-processing function. Each bit is coded as follows:			
_				0 = Disabled				
				1 = Enabled				
				[11] = EQ4	[7] = DRC2 (Right)	[3] = LHPF4		
				[10] = EQ3	[6] = DRC2 (Left)	[2] = LHPF3		
				[9] = EQ2	[5] = DRC1 (Right)	[1] = LHPF2		
				[8] = EQ1	[4] = DRC1 (Left)	[0] = LHPF1		



Table 4-17. DRC1 Control Registers (Cont.)

Register Address	Bit	Label	Default		Description	
R3712 (0x0E80)	15:11	DRC1_SIG_	0x00			or signal-detect to be indicated
DRC1_ctrl1		DET_RMS[4:0]		when DRC1_SIG_DET_MO		
				0x00 = -30 dB	(1.5-dB steps)	0x1F = -76.5 dB
	10.0	5504.010		0x01 = -31.5 dB	0x1E = -75 dB	
	10:9	DRC1_SIG_ DET_PK[1:0]	00	DRC1 Signal-Detect Peak Ti for signal-detect to be indica	nreshold. This is the Peak/R	MS ratio, or Crest Factor, level
		DEI_FK[I.0]		00 = 12 dB	10 = 24 dB	_WODE = 0.
				01 = 18 dB	11 = 30 dB	
	8	DRC1_NG_ENA	0	DRC1 Noise-Gate Enable	11 - 00 dB	
	J	BIXO1_IXO_EIXIX		0 = Disabled		
				1 = Enabled		
	7	DRC1 SIG	0	DRC1 Signal-Detect Mode		
		DET_MODE		0 = Peak threshold mode		
				1 = RMS threshold mode		
	6	DRC1_SIG_DET	0	DRC1 Signal-Detect Enable		
				0 = Disabled		
				1 = Enabled		
	5	DRC1_KNEE2_	0	DRC1 KNEE2_OP Enable		
		OP_ENA		0 = Disabled		
				1 = Enabled		
	4	DRC1_QR	1	DRC1 Quick-release Enable	;	
				0 = Disabled		
	_	DDC4 ANTIOLID		1 = Enabled		
	3	DRC1_ANTICLIP	1	DRC1 Anticlip Enable 0 = Disabled		
				1 = Enabled		
	2	DRC1_WSEQ_	0	DRC1 Signal-Detect Write S	Seguencer Select	
	_	SIG_DET_ENA		0 = Disabled	requestoes octoos	
				1 = Enabled		
R3713 (0x0E81)	12:9	DRC1_ATK[3:0]	0100	DRC1 Gain attack rate (seco	onds/6 dB)	
DRC1_ctrl2				0000 = Reserved	0101 = 2.9 ms	1010 = 92.8 ms
_				0001 = 181 μs	0110 = 5.8 ms	1011 = 185.6 ms
				0010 = 363 μs	0111 = 11.6 ms	1100 to 1111 = Reserved
				0011 = 726 μs	1000 = 23.2 ms	
				0100 = 1.45 ms	1001 = 46.4 ms	
	8:5	DRC1_DCY[3:0]	1001	DRC1 Gain decay rate (second	•	
				0000 = 1.45 ms	0101 = 46.5 ms	1010 = 1.49 s
				0001 = 2.9 ms	0110 = 93 ms	1011 = 2.97 s
				0010 = 5.8 ms	0111 = 186 ms	1100 to 1111 = Reserved
				0011 = 11.6 ms	1000 = 372 ms	
	4.0	DDO4	400	0100 = 23.25 ms	1001 = 743 ms	
	4:2	DRC1_ MINGAIN[2:0]	100	DRC1 Minimum gain to attended 000 = 0 dB		11V = Decembed
		WIINOAIN[2.0]			011 = -24 dB	11X = Reserved
				001 = -12 dB 010 = -18 dB	100 = -36 dB 101 = Reserved	
	1:0	DRC1	11	DRC1 Maximum gain to boo		
	1.0	MAXGAIN[1:0]	''	00 = 12 dB	10 = 24 dB	
		' '		01 = 18 dB	11 = 36 dB	
		l	l	C. 10 GB	00 00	



Table 4-17. DRC1 Control Registers (Cont.)

Register Address	Bit	Label	Default		Description	
R3714 (0x0E82)	15:12	DRC1_NG_	0000	DRC1 Minimum gain to atte	enuate audio signals when the	Noise Gate is active.
DRC1_ctrl3		MINGAIN[3:0]		0000 = -36 dB	0101 = -6 dB	1010 = 24 dB
				0001 = -30 dB	0110 = 0 dB	1011 = 30 dB
				0010 = -24 dB	0111 = 6 dB	1100 = 36 dB
				0011 = -18 dB	1000 = 12 dB	1101 to 1111 = Reserved
				0100 = -12 dB	1001 = 18 dB	
	11:10	DRC1_NG_	00	DRC1 Noise-Gate slope		
		EXP[1:0]		00 = 1 (no expansion)	10 = 4	
				01 = 2	11 = 8	
	9:8	DRC1_QR_	00	DRC1 Quick-release thresh	old (crest factor in dB)	
		THR[1:0]		00 = 12 dB	10 = 24 dB	
				01 = 18 dB	11 = 30 dB	
	7:6	DRC1_QR_	00	DRC1 Quick-release decay	rate (seconds/6 dB)	
		DCY[1:0]		00 = 0.725 ms	10 = 5.8 ms	
				01 = 1.45 ms	11 = Reserved	
	5:3	DRC1_HI_	011	DRC1 Compressor slope (u	ipper region)	
		COMP[2:0]		000 = 1 (no compression)	011 = 1/8	11X = Reserved
				001 = 1/2	100 = 1/16	
				010 = 1/4	101 = 0	
	2:0	DRC1_LO_	000	DRC1 Compressor slope (le	ower region)	
		COMP[2:0]		000 = 1 (no compression)	011 = 1/8	11X = Reserved
				001 = 1/2	100 = 0	
				010 = 1/4	101 = Reserved	
R3715 (0x0E83)	10:5	DRC1_KNEE_	0x00	DRC1 Input signal level at t	he compressor knee.	
DRC1_ctrl4		IP[5:0]		0x00 = 0 dB	0x02 = -1.5 dB	0x3C = -45 dB
				0x01 = -0.75 dB	(-0.75-dB steps)	0x3D-0x3F = Reserved
	4:0	DRC1_KNEE_	0x00	DRC1 Output signal at the		
		OP[4:0]		0x00 = 0 dB	0x02 = -1.5 dB	0x1E = -22.5 dB
				0x01 = -0.75 dB	(-0.75 dB steps)	0x1F = Reserved
R3716 (0x0E84)	9:5	DRC1_KNEE2_	0x00	DRC1 Input signal level at t	he noise-gate threshold, Kne	
DRC1_ctrl5		IP[4:0]		0x00 = -36 dB	0x02 = -39 dB	0x1E = -81 dB
				0x01 = -37.5 dB	(-1.5-dB steps)	0x1F = -82.5 dB
				Applicable if DRC1_NG_EN		
	4:0	DRC1_KNEE2_	0x00	DRC1 Output signal at the i	noise-gate threshold, Knee 2.	
		OP[4:0]		0x00 = -30 dB	0x02 = -33 dB	0x1E = -75 dB
				0x01 = -31.5 dB	(-1.5dB steps)	0x1F = -76.5 dB
				Applicable only if DRC1_KN	NEE2_OP_ENA = 1	

The DRC2 control registers are described in Table 4-18.

Table 4-18. DRC2 Control Registers

Register Address	Bit	Label	Default	Description				
R3585 (0x0E01)	15:4	FX_STS[11:0]		, ,	ble Status. Indicates the status	•		
FX_Ctrl2				signal-processing fur	signal-processing function. Each bit is coded as follows:			
				0 = Disabled	0 = Disabled			
				1 = Enabled				
				[11] = EQ4	[7] = DRC2 (Right)	[3] = LHPF4		
				[10] = EQ3	[6] = DRC2 (Left)	[2] = LHPF3		
				[9] = EQ2	[5] = DRC1 (Right)	[1] = LHPF2		
				[8] = EQ1	[4] = DRC1 (Left)	[0] = LHPF1		



Table 4-18. DRC2 Control Registers (Cont.)

Register Address		Label	Default		Description			
R3720 (0x0E88)	15:11	DRC2_SIG_	0x00			S signal level for signal-detect to		
DRC2_ctrl1		DET_RMS[4:0]		be indicated when DRC2_				
				0x00 = -30 dB	(1.5-dB steps)	0x1E = -75 dB		
				0x01 = -31.5 dB		0x1F = -76.5 dB		
	10:9	DRC2_SIG_ DET_PK[1:0]	00	signal-detect to be indicat	Threshold. Peak/RMS rati ed when DRC2_SIG_DET_	o, or Crest Factor, level for MODE = 0.		
				00 = 12 dB	10 = 24 dB			
				01 = 18 dB	11 = 30 dB			
	8	DRC2_NG_ENA	0	DRC2 Noise-Gate Enable				
				0 = Disabled				
				1 = Enabled				
	7	DRC2_SIG_	0	DRC2 Signal-Detect Mode	е			
		DET_MODE		0 = Peak threshold mode				
				1 = RMS threshold mode				
	6	DRC2_SIG_DET	0	DRC2 Signal-Detect Enab	ole			
				0 = Disabled				
				1 = Enabled				
	5	DRC2_KNEE2_	0	DRC2 KNEE2_OP Enable)			
		OP_ENA		0 = Disabled				
				1 = Enabled				
	4	DRC2_QR	1	DRC2 Quick-release Enal	ole			
				0 = Disabled				
				1 = Enabled				
	3	DRC2_ANTICLIP	1	DRC2 Anticlip Enable				
				0 = Disabled				
				1 = Enabled				
R3721 (0x0E89)	12:9	DRC2_ATK[3:0]	0100	DRC2 Gain attack rate (se	econds/6 dB)			
DRC2_ctrl2				0000 = Reserved	0101 = 2.9 ms	1010 = 92.8 ms		
				0001 = 181 μs	0110 = 5.8 ms	1011 = 185.6 ms		
				0010 = 363 μs	0111 = 11.6 ms	1100 to 1111 = Reserved		
				0011 = 726 μs	1000 = 23.2 ms			
				0100 = 1.45 ms	1001 = 46.4 ms			
	8:5	DRC2_DCY[3:0]	1001	DRC2 Gain decay rate (seconds/6 dB)				
				0000 = 1.45 ms	0101 = 46.5 ms	1010 = 1.49 s		
				0001 = 2.9 ms	0110 = 93 ms	1011 = 2.97 s		
				0010 = 5.8 ms	0111 = 186 ms	1100 to 1111 = Reserved		
				0011 = 11.6 ms	1000 = 372 ms			
				0100 = 23.25 ms	1001 = 743 ms			
	4:2	DRC2_	100	DRC2 Minimum gain to attenuate audio signals				
		MINGAIN[2:0]		000 = 0 dB	011 = -24 dB	11X = Reserved		
				001 = -12 dB (default)	100 = -36 dB			
				010 = -18 dB	101 = Reserved			
	1:0	DRC2_	11	DRC2 Maximum gain to boost audio signals (dB)				
		MAXGAIN[1:0]		00 = 12 dB	10 = 24 dB			
				01 = 18 dB	11 = 36 dB			



Table 4-18. DRC2 Control Registers (Cont.)

Register Address	Bit	Label	Default		Description			
R3722 (0x0E8A)	15:12	DRC2_NG_	0000	DRC2 Minimum gain to atte	enuate audio signals when the	e Noise Gate is active.		
DRC2_ctrl3		MINGAIN[3:0]		0000 = -36 dB	0101 = -6 dB	1010 = 24 dB		
				0001 = -30 dB	0110 = 0 dB	1011 = 30 dB		
				0010 = -24 dB	0111 = 6 dB	1100 = 36 dB		
				0011 = -18 dB	1000 = 12 dB	1101 to 1111 = Reserved		
				0100 = -12 dB	1001 = 18 dB			
	11:10	DRC2_NG_	00	DRC2 Noise-Gate slope				
		EXP[1:0]		00 = 1 (no expansion)	10 = 4			
				01 = 2	11 = 8			
	9:8	DRC2_QR_	00	DRC2 Quick-release thresh	old (crest factor in dB)			
		THR[1:0]		00 = 12 dB	10 = 24 dB			
				01 = 18 dB	11 = 30 dB			
	7:6	DRC2_QR_	00	DRC2 Quick-release decay	rate (seconds/6 dB)			
		DCY[1:0]		00 = 0.725 ms	10 = 5.8 ms			
				01 = 1.45 ms	11 = Reserved			
	5:3	DRC2_HI_	011	DRC2 Compressor slope (u				
		COMP[2:0]		000 = 1 (no compression)	011 = 1/8	11X = Reserved		
				001 = 1/2	100 = 1/16			
				010 = 1/4	101 = 0			
	2:0	DRC2_LO_	000					
		COMP[2:0]		000 = 1 (no compression)		11X = Reserved		
				001 = 1/2	100 = 0			
				010 = 1/4	101 = Reserved			
R3723 (0x0E8B)	10:5	DRC2_KNEE_	000000	DRC2 Input signal level at t	•			
DRC2_ctrl4		IP[5:0]		0x00 = 0 dB	0x02 = -1.5 dB	0x3C = -45 dB		
				0x01 = -0.75 dB	(-0.75-dB steps)	0x3D–0x3F = Reserved		
	4:0	DRC2_KNEE_	00000	DRC2 Output signal at the	-			
		OP[4:0]		0x00 = 0 dB	0x02 = -1.5 dB	0x1E = -22.5 dB		
				0x01 = -0.75 dB	(–0.75 dB steps)	0x1F = Reserved		
R3724 (0x0E8C)	9:5	DRC2_KNEE2_	00000	. •	he noise-gate threshold, Kne			
DRC2_ctrl5		IP[4:0]		0x00 = -36 dB	0x02 = -39 dB	0x1E = -81 dB		
				0x01 = -37.5 dB	(-1.5-dB steps)	0x1F = -82.5 dB		
				Applicable only if DRC2_NG_ENA = 1.				
	4:0	DRC2_KNEE2_	00000	DRC2 Output signal at the noise-gate threshold, Knee 2.				
		OP[4:0]		0x00 = -30 dB	0x02 = -33 dB	0x1E = -75 dB		
				0x01 = -31.5 dB	(-1.5dB steps)	0x1F = -76.5 dB		
				Applicable only if DRC2_KN	NEE2_OP_ENA = 1.			

The CS47L90 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the commanded DRC and digital mixing functions. If the frequency is too low, an attempt to enable a DRC signal path fails. Note that active signal paths are not affected under such circumstances.

The FX_STS field in register R3585 indicates the status of each EQ, DRC, and LHPF signal path. If an underclocked error condition occurs, this field indicates which EQ, DRC, or LHPF signal paths have been enabled.

The status bits in registers R1600–R3576 indicate the status of each digital mixer. If an underclocked error condition occurs, these bits indicate which mixers have been enabled.

4.3.6 Low-/High-Pass Digital Filter (LHPF)

The digital core provides four LHPF processing blocks as shown in Fig. 4-19. A four-input mixer is associated with each filter. The four input sources are selectable in each case, and independent volume control is provided for each path. Each LHPF block supports one output.

The LHPF /HPF can be used to remove unwanted out-of-band noise from a signal path. Each filter can be configured either as a low-pass filter (LPF) or a high-pass filter (HPF).




Figure 4-19. Digital-Core LPF/HPF Blocks

The LHPF1–LHPF4 mixer control fields, shown in Fig. 4-19, are located at register addresses R2304–R2335 (0x0900–0x091F).

The full list of digital mixer control registers (R1600–R3576) is provided in Section 6. Generic register field definitions are provided in Table 4-11.

The x_SRC*n* fields select the input sources for the respective LHPF processing blocks. Note that the selected input sources must be configured for the same sample rate as the LHPF to which they are connected. Sample-rate conversion functions are available to support flexible interconnectivity; see Section 4.3.15 and Section 4.3.16.

The hexadecimal numbers in Fig. 4-19 indicate the corresponding x_SRC*n* setting for selection of that signal as an input to another digital-core function.

The sample rate for the LHPF function is configured using FX_RATE; see Table 4-26. Note that the EQ, DRC, and LHPF functions must all be configured for the same sample rate. Sample-rate conversion is required when routing the LHPF signal paths to any signal chain that is asynchronous or configured for a different sample rate.

The FX_RATE field must not be changed if any of the associated x_SRCn fields is nonzero. The associated x_SRCn fields must be cleared before writing a new value to FX_RATE. A minimum delay of 125 μ s must be allowed between clearing the x_SRCn fields and writing to FX_RATE. See Table 4-26 for details.

The control registers associated with the LHPF functions are described in Table 4-19.

The cut-off frequencies for the LHPF blocks are set by using the coefficients held in registers R3777, R3781, R3785, and R3789 for LHPF1, LHPF2, LHPF3 and LHPF4 respectively. These coefficients are derived using tools provided in Cirrus Logic's WISCE evaluation board control software; please contact your Cirrus Logic representative for details.

Register Address Bit Label Default Description R3585 (0x0E01) LHPF, DRC, EQ Enable Status. Indicates the status of the respective 15:4 FX_STS[11:0] 0x00 signal-processing functions. Each bit is coded as follows: FX_Ctrl2 0 = Disabled1 = Enabled [11] = EQ4 [7] = DRC2 (Right) [3] = LHPF4 [10] = EQ3 [6] = DRC2 (Left) [2] = LHPF3 [9] = EQ2 [5] = DRC1 (Right) [1] = LHPF2 [8] = EQ1[4] = DRC1 (Left) [0] = LHPF1

Table 4-19. Low-Pass Filter/High-Pass Filter



Table 4-19. Low-Pass Filter/High-Pass Filter (Cont.)

Register Address	Bit	Label	Default	Description
R3776 (0x0EC0)	1	LHPF1_MODE	0	Low-/High-Pass Filter 1 Mode
HPLPF1_1				0 = Low Pass
				1 = High Pass
	0	LHPF1_ENA	0	Low-/High-Pass Filter 1 Enable
				0 = Disabled
				1 = Enabled
R3777 (0x0EC1)	15:0	LHPF1_COEFF[15:0]	0x0000	Low-/High-Pass Filter 1 Frequency Coefficient
HPLPF1_2				Refer to WISCE evaluation board control software for the derivation of this field
				value.
R3780 (0x0EC4)	1	LHPF2_MODE	0	Low-/High-Pass Filter 2 Mode
HPLPF2_1				0 = Low Pass
				1 = High Pass
	0	LHPF2_ENA	0	Low-/High-Pass Filter 2 Enable
				0 = Disabled
				1 = Enabled
R3781 (0x0EC5)	15:0	LHPF2_COEFF[15:0]	0x0000	Low-/High-Pass Filter 2 Frequency Coefficient
HPLPF2_2				Refer to WISCE evaluation board control software for the derivation of this field
				value.
R3784 (0x0EC8)	1	LHPF3_MODE	0	Low-/High-Pass Filter 3 Mode
HPLPF3_1				0 = Low Pass
				1 = High Pass
	0	LHPF3_ENA	0	Low-/High-Pass Filter 3 Enable
				0 = Disabled
				1 = Enabled
R3785 (0x0EC9)	15:0	LHPF3_COEFF[15:0]	0x0000	Low-/High-Pass Filter 3 Frequency Coefficient
HPLPF3_2				Refer to WISCE evaluation board control software for the derivation of this field
			_	value.
R3788 (0x0ECC)	1	LHPF4_MODE	0	Low-/High-Pass Filter 4 Mode
HPLPF4_1				0 = Low Pass
				1 = High Pass
	0	LHPF4_ENA	0	Low-/High-Pass Filter 4 Enable
				0 = Disabled
				1 = Enabled
R3789 (0x0ECD)	15:0	LHPF4_COEFF[15:0]	0x0000	Low-/High-Pass Filter 4 Frequency Coefficient
HPLPF4_2				Refer to WISCE evaluation board control software for the derivation of this field
	1			value.

The CS47L90 performs automatic checks to confirm whether the SYSCLK frequency is high enough to support the commanded LHPF and digital mixing functions. If the frequency is too low, an attempt to enable an LHPF signal path fails. Note that active signal paths are not affected under such circumstances.

The FX_STS field in register R3585 indicates the status of each EQ, DRC, and LHPF signal path. If an underclocked error condition occurs, this field indicates which EQ, DRC, or LHPF signal paths have been enabled.

The status bits in registers R1600–R3576 indicate the status of each digital mixer. If an underclocked error condition occurs, these bits indicate which mixers have been enabled.

4.3.7 Digital-Core DSP

The digital core provides seven programmable DSP processing blocks as shown in Fig. 4-20. Each block supports eight inputs (Left, Right, Aux1, Aux2, ... Aux6). A four-input mixer is associated with the left and right inputs, providing further expansion of the number of input paths. Each input source is selectable, and independent volume control is provided for left and right input mixer channels. Each DSP block supports six outputs.

The functionality of the DSP processing blocks is not fixed, and a wide range of audio enhancements algorithms may be performed. The procedure for configuring the CS47L90 DSP functions is tailored to each customer's application; please contact your Cirrus Logic representative for details.



For details of the DSP firmware requirements relating to clocking, register access, and code execution, refer to Section 4.4.3.




Figure 4-20. Digital-Core DSP Blocks

The DSP*n* mixer input control fields (see Fig. 4-20) are located at register addresses R2368–R2680 (0x0940–0x0A78) and R3072–R3192 (0x0C00–0x0C78).

The full list of digital mixer control registers (R1600–R3576) is provided in Section 6. Generic register field definitions are provided in Table 4-11.

The x_SRC*n* fields select the input sources for the respective DSP processing blocks. Note that the selected input sources must be configured for the same sample rate as the DSP to which they are connected. Sample-rate conversion functions are available to support flexible interconnectivity; see Section 4.3.15 and Section 4.3.16.

The hexadecimal numbers in Fig. 4-20 indicate the corresponding x_SRC*n* setting for selection of that signal as an input to another digital-core function.

The sample rate for each DSP function is configured using the respective DSP*n*_RATE field; see Table 4-26. Sample-rate conversion is required when routing the DSP*n* signal paths to any signal chain that is asynchronous or configured for a different sample rate.

The DSPn_RATE fields must not be changed if any of the respective x_SRCn fields is nonzero. The associated x_SRCn fields must be cleared before writing new values to DSPn_RATE. A minimum delay of 125 μ s must be allowed between clearing the x_SRCn fields and writing to the associated DSPn_RATE fields. See Table 4-26 for details.

The CS47L90 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the required DSP mixing functions. If the frequency is too low, an attempt to enable a DSP mixer path fails. Note that active signal paths are not affected under such circumstances.

The status bits in registers R1600–R3576 indicate the status of each digital mixer. If an underclocked error condition occurs, these bits indicate which mixers have been enabled.



4.3.8 S/PDIF Output Generator

The CS47L90 incorporates an IEC-60958-3–compatible S/PDIF output generator, as shown in Fig. 4-21; this provides a stereo S/PDIF output on a GPIO pin. The S/PDIF transmitter allows full control over the S/PDIF validity bits and channel status information.

The input sources to the S/PDIF transmitter are selectable for each channel, and independent volume control is provided for each path. The *TX1 and *TX2 fields control Channels A and B (respectively) of the S/PDIF output.

The S/PDIF signal can be output directly on a GPIO pin. See Section 4.15 to configure a GPIO pin for this function.

Note that the S/PDIF signal cannot be selected as input to the digital mixers or signal-processing functions within the CS47L90 digital core.




Figure 4-21. Digital-Core S/PDIF Output Generator

The S/PDIF input control fields (see Fig. 4-21) are located at register addresses R2048–R2057 (0x0800–0x0809).

The full list of digital mixer control registers (R1600–R3576) is provided in Section 6. Generic register field definitions are provided in Table 4-11.

The x_SRC*n* fields select the input sources for the two S/PDIF channels. Note that the selected input sources must be synchronized to the SYSCLK clocking domain, and configured for the same sample rate as the S/PDIF generator. Sample-rate conversion functions are available to support flexible interconnectivity; see Section 4.3.15 and Section 4.3.16.

The sample rate of the S/PDIF generator is configured using SPD1_RATE; see Table 4-26. The S/PDIF transmitter supports sample rates in the range 32–192 kHz. Note that sample-rate conversion is required when linking the S/PDIF generator to any signal chain that is asynchronous or configured for a different sample rate.

The SPD1_RATE field must not be changed if any of the associated x_SRCn fields is nonzero. The associated x_SRCn fields must be cleared before writing a new value to SPD1_RATE. A minimum delay of 125 μ s must be allowed between clearing the x_SRCn fields and writing to SPD1_RATE. See Table 4-26 for details.

The S/PDIF generator is enabled by setting SPD1 ENA, as described in Table 4-20.

The S/PDIF output contains audio data derived from the selected sources. Audio samples up to 24-bit width can be accommodated. The validity bits and the channel status bits in the S/PDIF data are configured using the corresponding fields in registers R1474 (0x5C2) to R1477 (0x5C5).

Refer to the S/PDIF specification (IEC60958-3 Digital Audio Interface - Consumer) for full details of the S/PDIF protocol and configuration parameters.

Register Address	Bit	Label	Default	Description
R1474 (0x05C2)	13	SPD1_VAL2	0	S/PDIF Validity (Subframe B)
SPD1_TX_Control	12	SPD1_VAL1	0	S/PDIF Validity (Subframe A)
	0	SPD1_ENA	0	S/PDIF Generator Enable
				0 = Disabled
				1 = Enabled
R1475 (0x05C3)	15:8	SPD1_CATCODE[7:0]	0x00	S/PDIF Category code
SPD1_TX_	7:6	SPD1_CHSTMODE[1:0]	00	S/PDIF Channel Status mode
Channel_Status_1	5:3	SPD1_PREEMPH[2:0]	000	S/PDIF Preemphasis mode
	2	SPD1_NOCOPY	0	S/PDIF Copyright status
	1	SPD1_NOAUDIO	0	S/PDIF Audio/nonaudio indication
	0	SPD1_PRO	0	S/PDIF Consumer Mode/Professional Mode
R1476 (0x05C4)	15:12	SPD1_FREQ[3:0]	0000	S/PDIF Indicated sample frequency
SPD1_TX_	11:8	SPD1_CHNUM2[3:0]	1011	S/PDIF Channel number (Subframe B)
Channel_Status_2	7:4	SPD1_CHNUM1[3:0]	0000	S/PDIF Channel number (Subframe A)
	3:0	SPD1_SRCNUM[3:0]	0001	S/PDIF Source number
R1477 (0x05C5)	11:8	SPD1_ORGSAMP[3:0]	0000	S/PDIF Original sample frequency
SPD1_TX_	7:5	SPD1_TXWL[2:0]	000	S/PDIF Audio sample word length
Channel_Status_3	4	SPD1_MAXWL	0	S/PDIF Maximum audio sample word length
	3:2	SPD1_SC31_30[1:0]	00	S/PDIF Channel Status [31:30]
	1:0	SPD1_CLKACU[1:0]	00	Transmitted Clock accuracy

Table 4-20. S/PDIF Output Generator Control

The S/PDIF output generator provides full support for 32-bit data words. Audio data samples up to 32 bits are supported on the AIF1, AIF3, and SLIMbus input channels, which can be routed to the S/PDIF output. Note that other signal paths and signal-processing blocks within the digital core are limited to 24-bit data length; data samples are truncated to 24-bit length if they are routed through any function that does not support 32-bit data words.

The CS47L90 automatically checks to confirm whether the SYSCLK frequency is high enough to support the digital mixer paths. If an attempt is made to enable the S/PDIF generator, and there are insufficient SYSCLK cycles to support it, the attempt does not succeed. Note that any active signal paths are unaffected under such circumstances.

The status bits in registers R1600–R3576 indicate the status of each digital mixer. If an underclocked error condition occurs, these bits indicate which mixers have been enabled.

4.3.9 Tone Generator

The CS47L90 incorporates a tone generator that can be used for beep functions through any of the audio signal paths. The tone generator provides two 1-kHz outputs, with configurable phase relationship, offering flexibility to create differential signals or test scenarios.




Figure 4-22. Digital-Core Tone Generator

The tone generator outputs can be selected as input to any of the digital mixers or signal-processing functions within the CS47L90 digital core. The hexadecimal numbers in Fig. 4-22 indicate the corresponding x_SRC*n* setting for selection of that signal as an input to another digital-core function.



The sample rate for the tone generator is configured using TONE_RATE. See Table 4-26. Note that sample-rate conversion is required when routing the tone generator outputs to any signal chain that is asynchronous or configured for a different sample rate.

The tone generator outputs are enabled by setting the TONE1_ENA and TONE2_ENA bits as described in Table 4-21. The phase relationship is configured using TONE_OFFSET.

The tone generator outputs can also provide a configurable DC signal level, for use as a test signal. The DC output is selected using the TONE*n*_OVD bits, and the DC signal amplitude is configured using the TONE*n*_LVL fields, as described in Table 4-21.

Table 4-21. Tone Generator Control

Register Address	Bit	Label	Default	Description
R32 (0x0020)	9:8	TONE_	00	Tone Generator Phase Offset. Sets the phase of Tone Generator 2 relative to Tone
Tone_Generator_1		OFFSET[1:0]		Generator 1
				$00 = 0^{\circ}$ (in phase)
				01 = 90° ahead
				10 = 180° ahead
				11 = 270° ahead
	5	TONE2_	0	Tone Generator 2 Override
		OVD		0 = Disabled (1-kHz tone output)
				1 = Enabled (DC signal output)
				The DC signal level, when selected, is configured using TONE2_LVL[23:0]
	4	TONE1_	0	Tone Generator 1 Override
		OVD		0 = Disabled (1-kHz tone output)
				1 = Enabled (DC signal output)
				The DC signal level, when selected, is configured using TONE1_LVL[23:0]
	1	TONE2_ENA	0	Tone Generator 2 Enable
				0 = Disabled
				1 = Enabled
	0	TONE1_ENA	0	Tone Generator 1 Enable
				0 = Disabled
				1 = Enabled
R33 (0x0021)	15:0	TONE1_	0x1000	Tone Generator 1 DC output level
Tone_Generator_2		LVL[23:8]		TONE1_LVL[23:8] is coded as 2's complement. Bits [23:20] contain the integer portion; bits [19:0] contain the fractional portion.
				The digital core 0 dBFS level corresponds to 0x10_0000 (+1) or 0xF0_0000 (-1).
R34 (0x0022)	7:0	TONE1_	0x00	Tone Generator 1 DC output level
Tone_Generator_3		LVL[7:0]		TONE1_LVL[23:8] is coded as 2's complement. Bits [23:20] contain the integer portion; bits [19:0] contain the fractional portion.
				The digital core 0 dBFS level corresponds to 0x10_0000 (+1) or 0xF0_0000 (-1).
R35 (0x0023)	15:0	TONE2_	0x1000	Tone Generator 2 DC output level
Tone_Generator_4		LVL[23:8]		TONE2_LVL[23:8] is coded as 2's complement. Bits [23:20] contain the integer portion; bits [19:0] contain the fractional portion.
				The digital core 0 dBFS level corresponds to 0x10_0000 (+1) or 0xF0_0000 (-1).
R36 (0x0024)	7:0	TONE2_	0x00	Tone Generator 2 DC output level
Tone_Generator_5		LVL[7:0]		TONE2_LVL[23:8] is coded as 2's complement. Bits [23:20] contain the integer portion; bits [19:0] contain the fractional portion.
				The digital core 0 dBFS level corresponds to 0x10_0000 (+1) or 0xF0_0000 (-1).

4.3.10 Noise Generator

The CS47L90 incorporates a white-noise generator that can be routed within the digital core. The main purpose of the noise generator is to provide comfort noise in cases where silence (digital mute) is not desirable.






Figure 4-23. Digital-Core Noise Generator

The noise generator can be selected as input to any of the digital mixers or signal-processing functions within the CS47L90 digital core. The hexadecimal number (0x0D) in Fig. 4-23 indicates the corresponding x_SRCn setting for selection of the noise generator as an input to another digital-core function.

The sample rate for the noise generator is configured using NOISE_GEN_RATE. See Table 4-26. Note that sample-rate conversion is required when routing the noise generator output to any signal chain that is asynchronous or configured for a different sample rate.

The noise generator is enabled by setting NOISE_GEN_ENA, described in Table 4-22. The signal level is configured using NOISE_GEN_GAIN.

Register Address	Bit	Label	Default	Description
R160 (0x00A0)	5	NOISE_GEN_	0	Noise Generator Enable
Comfort_Noise_		ENA		0 = Disabled
Generator				1 = Enabled
	4:0	NOISE_GEN_	0x00	Noise generator signal level
		GAIN[4:0]	AIN[4:0]	0x00 = -114 dBFS(6-dB steps) All other codes are reserved
				0x01 = -108 dBFS $0x11 = -6 dBFS$
				0x02 = -102 dBFS $0x12 = 0 dBFS$

Table 4-22. Noise Generator Control

4.3.11 Haptic Signal Generator

The CS47L90 incorporates a signal generator for use with haptic devices (e.g., mechanical vibration actuators). The haptic signal generator is compatible with both eccentric rotating mass (ERM) and linear resonant actuator (LRA) haptic devices.

The haptic signal generator is highly configurable, and includes the capability to execute a programmable event profile comprising three distinct operating phases.

The resonant frequency of the haptic signal output (for LRA devices) is selectable, providing support for many different actuator components.

The haptic signal generator is a digital signal generator, which is incorporated within the digital core of the CS47L90. In a typical use case the haptic signal may be routed, via one of the digital-core output mixers, to the digital PDM output. An external amplifier can be used to drive the haptic device, as shown in Fig. 4-24.






Figure 4-24. Digital-Core Haptic Signal Generator

The hexadecimal number (0x06) in Fig. 4-24 indicates the corresponding x_SRC*n* setting for selection of the haptic signal generator as an input to another digital-core function.

The haptic signal generator is selected as input to one of the digital-core output mixers by setting the x_SRCn field of the applicable output mixer to 0x06.

The sample rate for the haptic signal generator is configured using the HAP_RATE field. See Table 4-26. Note that sample-rate conversion is required when routing the haptic signal generator output to any signal chain that is asynchronous or configured for a different sample rate.

The haptic signal generator is configured for an ERM or LRA actuator using the HAP_ACT bit. The required resonant frequency is configured using the LRA FREQ field. Note that the resonant frequency is only applicable to LRA actuators.

The signal generator can be enabled in continuous mode or configured for one-shot mode using the HAP_CTRL field, as described in Table 4-23. In one-shot mode, the output is triggered by writing to the ONESHOT TRIG bit.

In one-shot mode, the signal generator profile comprises the distinct phases (1, 2, 3). The duration and intensity of each output phase is programmable.

In continuous mode, the signal intensity is controlled using the PHASE2_INTENSITY field only.

In the case of an ERM actuator (HAP_ACT = 0), the haptic output is a DC signal level, which may be positive or negative, as selected by the x INTENSITY fields.

For an LRA actuator (HAP_ACT = 1), the haptic output is an AC signal; selecting a negative signal level corresponds to a 180° phase inversion. In some applications, phase inversion may be desirable during the final phase, to halt the physical motion of the haptic device.

Register Address	Bit	Label	Default	Description
R144 (0x0090)	4	ONESHOT_	0	Haptic One-Shot Trigger. Writing 1 starts the one-shot profile (i.e., Phase 1, Phase 2,
Haptics_Control_1		TRIG		Phase 3)
	3:2	HAP_CTRL[1:0]	00	Haptic Signal Generator Control
				00 = Disabled 10 = One-Shot
				01 = Continuous 11 = Reserved
	1	HAP_ACT	0	Haptic Actuator Select
				0 = Eccentric rotating mass (ERM)

1 = Linear resonant actuator (LRA)

Table 4-23. Haptic Signal Generator Control



Table 4-23. Haptic Signal Generator Control (Cont.)

Register Address	Bit	Label	Default	Description
R145 (0x0091)	14:0	LRA_	0x7FFF	Haptic Resonant Frequency. Selects the haptic signal frequency (LRA actuator only,
Haptics_Control_2		FREQ[14:0]		HAP_ACT = 1)
				Haptic Frequency (Hz) = System Clock/(2 x (LRA_FREQ+1)), where System Clock = 6.144 MHz or 5.6448 MHz, derived by division from SYSCLK or ASYNCCLK.
				If HAP_RATE < 1000, SYSCLK is the clock source, and the applicable System Clock frequency is determined by SYSCLK.
				If HAP_RATE ≥ 1000, ASYNCCLK is the clock source, and the applicable System Clock frequency is determined by ASYNCCLK.
				Valid for haptic frequency in the range 100–250 Hz
				For 6.144-MHz System Clock: For 5.6448-MHz System Clock:
				0x77FF = 100 Hz
				0x4491 = 175 Hz
D440 (0::0000)	7.0	DUACEA	000	0x2FFF = 250 Hz
R146 (0x0092)	7:0	PHASE1_ INTENSITY[7:0]	0x00	Haptic Output Level (Phase 1). Selects the signal intensity of Phase 1 in one-shot mode.
Haptics_phase_1_ intensity		INTENSITIE.0]		Coded as 2's complement. Range is ± Full Scale (FS).
intensity				For ERM actuator, this selects the DC signal level for the haptic output.
				For LRA actuator, this selects the AC peak amplitude; negative values correspond to a 180° phase shift.
R147 (0x0093)	8:0	PHASE1_	0x000	Haptic Output Duration (Phase 1). Selects the duration of Phase 1 in one-shot mode.
Haptics_Control_		DURATION[8:0]		0x000 = 0 ms
phase_1_duration				0x001 = 0.625 ms
				0x002 = 1.25 ms
				(0.625-ms steps)
				0x1FF = 319.375 ms
R148 (0x0094)	7:0	PHASE2_	0x00	Haptic Output Level (Phase 2)
Haptics_phase_2_		INTENSITY[7:0]		Selects the signal intensity in Continuous mode or Phase 2 of one-shot mode.
intensity				Coded as 2's complement. Range is ± Full Scale (FS).
				For ERM actuator, this selects the DC signal level for the haptic output.
				For LRA actuator, this selects the AC peak amplitude; Negative values correspond to a 180° phase shift.
R149 (0x0095)	10:0	PHASE2	0x000	Haptic Output Duration (Phase 2). Selects the duration of Phase 2 in one-shot mode.
Haptics_phase_2_		DURATION[10:0]		0x000 = 0 ms $0x002 = 1.25 ms$ $0x7FF = 1279.375 ms$
duration				0x001 = 0.625 ms (0.625-ms steps)
R150 (0x0096)	7:0	PHASE3	0x00	Haptic Output Level (Phase 3). Selects the signal intensity of Phase 3 in one-shot mode.
Haptics phase 3		INTENSITY[7:0]		Coded as 2's complement.
intensity				Range is ± Full Scale (FS).
				For ERM actuator, this selects the DC signal level for the haptic output.
				For LRA actuator, this selects the AC peak amplitude; Negative values correspond to a
				180° phase shift.
R151 (0x0097)	8:0	PHASE3_	0x000	Haptic Output Duration (Phase 3). Selects the duration of Phase 3 in one-shot mode.
Haptics_phase_3_		DURATION[8:0]		0x000 = 0 ms
duration				0x001 = 0.625 ms (0.625-ms steps)
R152 (0x0098)	0	ONESHOT_STS	0	Haptic One-Shot status
Haptics Status				0 = One-Shot event not in progress
- p = -				1 = One-Shot event in progress
				. Charter of one in progress

4.3.12 PWM Generator

The CS47L90 incorporates two PWM signal generators as shown in Fig. 4-25. The duty cycle of each PWM signal can be modulated by an audio source, or can be set to a fixed value using a control register setting.

A four-input mixer is associated with each PWM generator. The four input sources are selectable in each case, and independent volume control is provided for each path.

PWM signal generators can be output directly on a GPIO pin. See Section 4.15 to configure a GPIO pin for this function.

Note that the PWM signal generators cannot be selected as input to the digital mixers or signal-processing functions within the CS47L90 digital core.




Figure 4-25. Digital-Core PWM Generator

The PWM1 and PWM2 mixer control fields (see Fig. 4-25) are located at register addresses R1600–R1615 (0x0640–0x064F).

The full list of digital mixer control registers (R1600–R3576) is provided in Section 6. Generic register field definitions are provided in Table 4-11.

The x_SRC*n* fields select the input sources for the respective mixers. Note that the selected input sources must be configured for the same sample rate as the mixer to which they are connected. Sample-rate conversion functions are available to support flexible interconnectivity; see Section 4.3.15 and Section 4.3.16.

The PWM sample rate (cycle time) is configured using PWM_RATE. See Table 4-26. Note that sample-rate conversion is required when linking the PWM generators to any signal chain that is asynchronous or configured for a different sample rate.

The PWM_RATE field must not be changed if any of the associated x_SRCn fields is nonzero. The associated x_SRCn fields must be cleared before writing a new value to PWM_RATE. A minimum delay of 125 μ s must be allowed between clearing the x_SRCn fields and writing to PWM_RATE. See Table 4-26 for details.

The PWM generators are enabled by setting PWM1_ENA and PWM2_ENA, respectively, as described in Table 4-24.

Under default conditions (PWMn_OVD = 0), the duty cycle of the PWM generators is controlled by an audio signal path; a 4-input mixer is associated with each PWM generator, as shown in Fig. 4-25.

When the PWMn_OVD bit is set, the duty cycle of the respective PWM generator is set to a fixed ratio; in this case, the duty cycle ratio is configurable using the PWMn LVL fields.

The PWM generator clock frequency is selected using PWM_CLK_SEL. For best performance, the highest available setting should be used. Note that the PWM generator clock must not be set to a higher frequency than SYSCLK (if PWM_RATE ≥ 1000).



Table 4-24. PWM Generator Control

Register Address	Bit	Label	Default	Description
R48 (0x0030)	10:8	PWM_CLK_	000	PWM Clock Select
PWM_Drive_1		SEL[2:0]		000 = 6.144 MHz (5.6448 MHz)
				001 = 12.288 MHz (11.2896 MHz)
				010 = 24.576 MHz (22.5792 MHz)
				All other codes are reserved.
				The frequencies in brackets apply for 44.1 kHz–related sample rates only.
				PWM_CLK_SEL controls the resolution of the PWM generator; higher settings correspond to higher resolution.
				The PWM Clock must be less than or equal to SYSCLK (if PWM_RATE < 1000) or less than or equal to ASYNCCLK (if PWM_RATE ≥ 1000).
	5	PWM2_OVD	0	PWM2 Generator Override
				0 = Disabled (PWM duty cycle is controlled by audio source)
				1 = Enabled (PWM duty cycle is controlled by PWM2_LVL).
	4	PWM1_OVD	0	PWM1 Generator Override
				0 = Disabled (PWM1 duty cycle is controlled by audio source)
				1 = Enabled (PWM1 duty cycle is controlled by PWM1_LVL).
	1	PWM2_ENA	0	PWM2 Generator Enable
				0 = Disabled
				1 = Enabled
	0	PWM1_ENA	0	PWM1 Generator Enable
				0 = Disabled
				1 = Enabled
R49 (0x0031)	9:0	PWM1_LVL[9:0]	0x100	PWM1 Override Level. Sets the PWM1 duty cycle when PWM1_OVD = 1.
PWM_Drive_2				Coded as 2's complement.
				0x000 = 50% duty cycle
				0x200 = 0% duty cycle
R50 (0x0032)	9:0	PWM2_LVL[9:0]	0x100	PWM2 Override Level. Sets the PWM2 duty cycle when PWM2_OVD = 1.
PWM_Drive_3				Coded as 2's complement.
				0x000 = 50% duty cycle
				0x200 = 0% duty cycle

The CS47L90 automatically checks to confirm that the SYSCLK frequency is high enough to support the digital mixer paths. If an attempt is made to enable a PWM signal mixer path, without sufficient SYSCLK cycles to support it, the attempt fails. Note that any signal paths that are already active are not affected under such circumstances.

The status bits in registers R1600–R3576 indicate the status of each digital mixer. If an underclocked error condition occurs, these bits indicate which mixers have been enabled.

4.3.13 Data Format Conversion

The digital mixing and signal-processing functions on the CS47L90 are designed to route audio data in signed fixed point format. Data format converter (DFC) blocks are incorporated in the digital core, with the capability to convert audio data between signed, unsigned, and floating-point formats. The DFCs enable the flexibility to support many different interface standards on the input and output signal paths. They can also be used to apply dithering to digital audio data.

The digital core provides eight DFC blocks as shown in Fig. 4-26. Each DFC supports one input and one output path only.






Figure 4-26. Digital-Core DFC Blocks

The DFC1–DFC8 input control fields (see Fig. 4-26) are located at register addresses R3520–R3576 (0x0DC0–0x0DF8).

The full list of digital-mixer control registers (R1600–R3576) is provided in Section 6. Generic register field definitions are provided in Table 4-11.

The x_SRC*n* fields select the input sources for the respective DFCs. Note that the selected input sources must be configured for the same sample rate as the DFC to which they are connected. Sample-rate conversion functions are available to support flexible interconnectivity; see Section 4.3.15 and Section 4.3.16.

The hexadecimal numbers in Fig. 4-26 indicate the corresponding x_SRC*n* setting for selection of that signal as an input to another digital-core function.

The sample rate for each converter DFC*n* is configured using the respective DFC*n*_RATE field; see Table 4-26. Note that sample-rate conversion is required when routing the DFC paths to any signal chain that is asynchronous or configured for a different sample rate.

The DFCn_RATE fields must not be changed if the associated x_SRCn field is nonzero. The associated x_SRCn field must be cleared before writing a new value to DFCn_RATE. A minimum delay of 125 μ s must be allowed between clearing the x_SRCn field and writing to the associated DFCn_RATE field. See Table 4-26 for details.

The DFC is enabled by setting DFCn ENA.

The input data format is configured using the DFCn_RX_DATA_TYPE and DFCn_RX_DATA_WIDTH fields. Valid data types are signed fixed point, unsigned fixed point, and three different floating point configurations. If a fixed point data type is selected, the data width (number of data bits) is selected using DFCn_RX_DATA_WIDTH.

The DFC input can be any of the digital core inputs or signal processing blocks. If the input data type is unsigned or floating point format, one of the AIF or SLIMbus RX channels must be selected as the DFC input source—unsigned and floating point data types are not valid selections with any other source within the digital core.

The output data format is configured using the DFC $n_TX_DATA_TYPE$ and DFC $n_TX_DATA_WIDTH$ fields. Valid data types are signed fixed point, or unsigned fixed point. The data width (number of data bits) is selected using DFC $n_TX_DATA_WIDTH$.

The DFC output can be selected as input to any of the digital mixers or signal-processing functions within the CS47L90 digital core. If the DFC output data type is unsigned fixed point format, it must be routed directly to the AIF or SLIMbus TX channels using the respective digital-core output mixers—unsigned fixed point data is not valid as input to any other digital core functions.

Note: If unsigned data is routed from a DFC output to an AIF or SLIMbus TX channel, the DFC must be the only enabled signal path in the respective output mixer, and the associated volume selection must be 0 dB.

The DFC can apply dithering to its output data; this is enabled by setting DFC n DITH ENA.



The dither function can be used to improve the noise characteristics of signals routed in the digital core. Dithering is particularly recommended if truncating audio data (e.g., from 32- to 24-bit format) as it converts the truncation/quantization errors into benign background noise.

The control registers associated with the DFCs are described in Table 4-25.

Table 4-25. Digital-Core DFC Control

Register Address	Bit	Label	Default		ription
R5248 (0x1480)	1	DFCn_DITH_ENA	0	DFCn dither enable (valid for fixed point	output data only)
DFC1_CTRL_W0 R5254 (0x1486)				0 = Disabled	
DFC2_CTRL_W0		DEC- ENA	0	1 = Enabled	
R5260 (0x148C) DFC3_CTRL_W0	0	DFCn_ENA	0	DFCn enable 0 = Disabled	
R5266 (0x1492) DFC4_CTRL_W0				1 = Enabled	
R5272 (0x1498) DFC5_CTRL_W0					
R5278 (0x149E) DFC6_CTRL_W0					
R5284 (0x14A4) DFC7_CTRL_W0					
R5290 (0x14AA) DFC8_CTRL_W0					
R5250 (0x1482)	12:8	DFCn_RX_DATA_	0x1F	DFCn input data width (valid for fixed poi	**
DFC1_RX_W0 R5256 (0x1488)		WIDTH[4:0]		0x00 to 0x06 = Reserved	0x09 = 10 bits
DFC2_RX_W0				0x07 = 8 bits 0x08 = 9 bits	 0x1F = 32 bits
R5262 (0x148E)	2:0	DFCn_RX_DATA_	000	DFCn input data type	0X11 - 02 bits
DFC3_RX_W0 R5268 (0x1494)		TYPE[2:0]		000 = Signed, fixed point	
DFC4_RX_W0				001 = Unsigned, fixed point	
R5274 (0x149A)				010 = Single-precision floating point (bina	
DFC5_RX_W0				100 = Half-precision floating point (binary	•
R5280 (0x14A0) DFC6_RX_W0				101 = ARM-alternative half-precision floa All other codes are reserved.	ting point
R5286 (0x14A6) DFC7_RX_W0					
R5292 (0x14AC) DFC8_RX_W0					
R5252 (0x1488) DFC1_TX_W0	12:8	DFCn_TX_DATA_ WIDTH[4:0]	0x1F	DFCn output data width (valid for fixed po	
R5258 (0x148A)		WID IT [4.0]		0x00 to 0x06 = Reserved 0x07 = 8 bits	0x09 = 10 bits
DFC2_TX_W0				0x08 = 9 bits	0x1F = 32 bits
R5264 (0x1490) DFC3_TX_W0	2:0	DFCn_TX_DATA_ TYPE[2:0]	000	DFCn output data type 000 = Signed, fixed point	
R5270 (0x1494) DFC4_TX_W0				001 = Unsigned, fixed point	
R5276 (0x149C) DFC5_TX_W0				All other codes are reserved.	
R5282 (0x14A2) DFC6_TX_W0					
R5288 (0x14A8) DFC7_TX_W0					
R5294 (0x14AE) DFC8_TX_W0					

The CS47L90 automatically checks to confirm whether the SYSCLK frequency is high enough to support the commanded DFC and digital mixing functions. If an attempt is made to enable DFC signal path, and there are insufficient SYSCLK cycles to support it, the attempt does not succeed. Note that any signal paths that are already active are not affected under such circumstances.



The status bits in registers R1600–R3576 indicate the status of each digital mixer. If an underclocked error condition occurs, these bits indicate which mixers have been enabled.

4.3.14 Sample-Rate Control

The CS47L90 supports multiple signal paths through the digital core. Stereo full-duplex sample-rate conversion is provided to allow digital audio to be routed between interfaces operating at different sample rates and/or referenced to asynchronous clock domains.

Two independent clock domains are supported for the audio signal paths, referenced to SYSCLK and ASYNCCLK respectively, as described in Section 4.17. Every digital signal path must be synchronized either to SYSCLK or to ASYNCCLK.

Up to five different sample rates may be in use at any time on the CS47L90. Three of these sample rates must be synchronized to SYSCLK; the remaining two, where required, must be synchronized to ASYNCCLK.

Sample-rate conversion is required when routing any audio path between digital functions that are asynchronous or configured for different sample rates.

There are two asynchronous sample-rate converters (ASRCs). Each ASRC supports two-way stereo conversion paths between the SYSCLK and ASYNCCLK domains. The ASRCs are described in Section 4.3.15.

There are four isochronous sample-rate converters (ISRCs). ISRC1 and ISRC2 support two-way, four-channel conversion paths between sample rates on the SYSCLK domain, or between sample rates on the ASYNCCLK domain. ISRC3 and ISRC4 provide similar functionality for up to two channels each. The ISRCs are described in Section 4.3.16.

The sample rate of different blocks within the CS47L90 digital core are controlled as shown in Fig. 4-27. The x_RATE fields select the applicable sample rate for each respective group of digital functions.

The x_RATE fields must not be changed if any of the x_SRCn fields associated with the respective functions is nonzero. The associated x_SRCn fields must be cleared before writing new values to the x_RATE fields. A minimum delay of 125 μ s must be allowed between clearing the x_SRCn fields and writing to the associated x_RATE fields. See Table 4-26 for details.




Figure 4-27. Digital-Core Sample-Rate Control



The input signal paths may be selected as input to the digital mixers or signal-processing functions. The sample rate for the input signal paths can either be set globally (using IN_RATE), or can be configured independently for each input channel (using the respective IN*nx*_RATE fields). The applicable mode depends on IN_RATE_MODE, as described in Table 4-3.

The output signal paths are derived from the respective output mixers. The sample rate for the output signal paths is configured using OUT_RATE. The sample rate of the AEC loop-back path is also set by OUT_RATE.

The AIF n RX inputs may be selected as input to the digital mixers or signal-processing functions. The AIF n TX outputs are derived from the respective output mixers. The sample rates for digital audio interfaces (AIF1–AIF4) are configured using the AIF n RATE fields (where n identifies the applicable AIF 1, 2, 3, or 4) respectively.

The SLIMbus interface supports up to eight input channels and eight output channels. The sample rate of each channel can be configured independently, using SLIMTX*n* RATE and SLIMRX*n* RATE.

Note that the SLIMbus interface provides simultaneous support for SYSCLK-referenced and ASYNCCLK-referenced sample rates on different channels. For example, 48-kHz and 44.1-kHz SLIMbus audio paths can be simultaneously supported.

The EQ, DRC, and LHPF functions can be enabled in any signal path within the digital core. The sample rate for these functions is configured using FX_RATE. Note that the EQ, DRC, and LHPF functions must all be configured for the same sample rate.

The DSPn functions can be enabled in any signal path within the digital core. The applicable sample rates are configured using the DSPn_RATE fields (where n identifies the applicable DSP block, 1 through 7) respectively.

The S/PDIF transmitter can be enabled on a GPIO pin. Stereo inputs to this function can be configured from any of the digital-core inputs, mixers, or signal-processing functions. The sample rate of the S/PDIF transmitter is configured using SPD1_RATE.

The tone generator and noise generator can be selected as input to any of the digital mixers or signal-processing functions. The sample rates for these sources are configured using the TONE_RATE and NOISE_GEN_RATE fields, respectively.

The haptic signal generator can be used to control an external vibe actuator. In a typical use case the haptic signal may be routed, via one of the digital-core output mixers, to the digital PDM output (OUT5). The sample rate for the haptic signal generator is configured using HAP_RATE.

The PWM signal generators can be modulated by an audio source, derived from the associated signal mixers. The sample rate (cycle time) for the PWM signal generators is configured using PWM_RATE.

The DFCn blocks can be enabled in signal paths within the digital core. The applicable sample rates are configured using the DFCn_RATE fields (where n identifies the applicable DFC block).

The sample-rate control registers are described in Table 4-26. Refer to the field descriptions for details of the valid selections in each case—note that the input (ADC) and output (DAC) signal paths must always be associated with the SYSCLK clocking domain; different sample rates may be selected concurrently, but both these rates must be synchronized to SYSCLK.

The control registers associated with the ASRCs and ISRCs are described in Table 4-27 and Table 4-28.

Note that 32-bit register addressing is used from R12888 (0x3000) upwards; 16-bit format is used otherwise. The registers noted in Table 4-26 contain a mixture of 16-bit and 32-bit register addresses.



Table 4-26. Digital-Core Sample-Rate Control

Register Address	Bit	Label	Default	Description
R32 (0x0020)	14:11	TONE_RATE[3:0]	0000	Tone Generator Sample Rate
Tone_Generator_1				0000 = SAMPLE_RATE_1
				0001 = SAMPLE_RATE_2
				0010 = SAMPLE_RATE_3
				1000 = ASYNC_SAMPLE_RATE_1
				1001 = ASYNC_SAMPLE_RATE_2
				All other codes are reserved.
				The selected sample rate is valid in the range 8–192 kHz.
R48 (0x0030)	14:11	PWM_RATE[3:0]	0000	PWM Frequency (sample rate)
PWM_Drive_1				0000 = SAMPLE_RATE_1
				0001 = SAMPLE_RATE_2
				0010 = SAMPLE_RATE_3
				1000 = ASYNC_SAMPLE_RATE_1
				1001 = ASYNC_SAMPLE_RATE_2
				All other codes are reserved.
				The selected sample rate is valid in the range 8–192 kHz.
				All PWMnMIX_SRCm fields must be cleared before changing PWM_RATE.
R144 (0x0090)	14:11	HAP_RATE[3:0]	0000	Haptic Signal Generator Sample Rate
Haptics_Control_1				0000 = SAMPLE_RATE_1
				0001 = SAMPLE_RATE_2
				0010 = SAMPLE_RATE_3
				1000 = ASYNC_SAMPLE_RATE_1
				1001 = ASYNC_SAMPLE_RATE_2
				All other codes are reserved.
				The selected sample rate is valid in the range 8–192 kHz.
R160 (0x00A0)	14:11	NOISE_GEN_	0000	Noise Generator Sample Rate
Comfort_Noise_		RATE[3:0]		0000 = SAMPLE_RATE_1
Generator				0001 = SAMPLE_RATE_2
				0010 = SAMPLE_RATE_3
				1000 = ASYNC_SAMPLE_RATE_1
				1001 = ASYNC_SAMPLE_RATE_2
				All other codes are reserved.
				The selected sample rate is valid in the range 8–192 kHz.
R776 (0x0308)	14:11	IN_RATE[3:0]	0000	Input Signal Paths Sample Rate (only valid if IN_RATE_MODE = 0)
Input_Rate				0000 = SAMPLE_RATE_1
				0001 = SAMPLE_RATE_2
				0010 = SAMPLE_RATE_3
				All other codes are reserved.
				The selected sample rate is valid in the range 8–192 kHz.
				If 384 kHz/768 kHz DMIC rate is selected on any of the input paths (INn_
				OSR = 01X), the input paths sample rate is valid up to 48 kHz/96 kHz respectively.



Table 4-26. Digital-Core Sample-Rate Control (Cont.)

Register Address	Bit	Label	Default	Description
R787 (0x0313)	14:11	IN1L_RATE[3:0]	0000	Input Path <i>n</i> (Left/Right) Sample Rate (only valid if IN_RATE_MODE = 1)
IN1L_Rate_				0000 = SAMPLE_RATE_1
Control	44.44	INAD DATE(0.01	0000	0001 = SAMPLE_RATE_2
R791 (0x0317)	14:11	IN1R_RATE[3:0]	0000	0010 = SAMPLE_RATE_3
IN1R_Rate_ Control				All other codes are reserved.
R795 (0x031B)	14:11	IN2L_RATE[3:0]	0000	The selected sample rate is valid in the range 8–192 kHz. If 384 kHz/768 kHz DMIC rate is selected (INn_OSR = 01X), the INnL/INnR sample
IN2L_Rate_				rate is valid up to 48 kHz/96 kHz respectively.
Control				Take to take up to to it is a soposition.
R799 (0x031F)	14:11	IN2R_RATE[3:0]	0000	
IN2R_Rate_				
Control	11.11	IN3L_RATE[3:0]	0000	
R803 (0x0323) IN3L_Rate_	14.11	INSL_RATE[3.0]	0000	
Control				
R807 (0x0327)	14:11	IN3R_RATE[3:0]	0000	
IN3R_Rate_				
Control				
R811 (0x032B)	14:11	IN4L_RATE[3:0]	0000	
IN4L_Rate_				
Control R815 (0x032F)	11.11	IN4R_RATE[3:0]	0000	
IN4R_Rate_	14.11	IN4K_KATE[3.0]	0000	
Control				
R819 (0x0333)	14:11	IN5L_RATE[3:0]	0000	
IN5L_Rate_				
Control				
R823 (0x0337)	14:11	IN5R_RATE[3:0]	0000	
IN5R_Rate_				
Control R1032 (0x0408)	11.11	OUT_RATE[3:0]	0000	Output Signal Paths Sample Rate
Output Rate 1	14.11	OO1_IVATE[5.0]	0000	0000 = SAMPLE_RATE_1
Output_reate_1				0000 = SAMPLE_RATE_1
				0010 = SAMPLE_RATE_3
				All other codes are reserved.
				The selected sample rate is valid in the range 8–192 kHz.
				All OUT <i>nx</i> MIX_SRC <i>m</i> fields must be cleared before changing OUT_RATE.
R1283 (0x0503)	14:11	AIF1_RATE[3:0]	0000	AIF <i>n</i> Audio Interface Sample Rate
AIF1_Rate_Ctrl				0000 = SAMPLE_RATE_1
R1347 (0x0543)	14:11	AIF2_RATE[3:0]	0000	0001 = SAMPLE_RATE_2
AIF2_Rate_Ctrl				0010 = SAMPLE_RATE_3
R1411 (0x0583)	14:11	AIF3_RATE[3:0]	0000	1000 = ASYNC_SAMPLE_RATE_1
AIF3_Rate_Ctrl				1001 = ASYNC_SAMPLE_RATE_2
R1443 (0x05A3)	14:11	AIF4_RATE[3:0]	0000	All other codes are reserved.
AIF4_Rate_Ctrl				The selected sample rate is valid in the range 8–192 kHz.
D1474 (0×0500)	7.4	CDD4 DATE(0.01	0000	All AIF nTXMIX_SRC m fields must be cleared before changing AIF n_RATE.
R1474 (0x05C2)	7:4	SPD1_RATE[3:0]	0000	S/PDIF Transmitter Sample Rate
SPD1_TX_Control				0000 = SAMPLE_RATE_1 0001 = SAMPLE_RATE_2
				0001 = SAMPLE_RATE_2 0010 = SAMPLE_RATE_3
				All other codes are reserved.
				The selected sample rate is valid in the range 32–192 kHz.
				All SPDIF1TX <i>n</i> _SRC fields must be cleared before changing SPD1_RATE.
L		1	l	



Table 4-26. Digital-Core Sample-Rate Control (Cont.)

Register Address	Bit	Label	Default	Description
R1509 (0x05E5)	14:11	SLIMRX2_	0000	SLIMbus RX Channel <i>n</i> Sample Rate
SLIMbus_Rates_1		RATE[3:0]		0000 = SAMPLE_RATE_1
	6:3	SLIMRX1_	0000	0001 = SAMPLE_RATE_2
R1510 (0x05E6)	11.11	RATE[3:0] SLIMRX4	0000	0010 = SAMPLE_RATE_3
SLIMbus_Rates_2	14.11	RATE[3:0]	0000	1000 = ASYNC_SAMPLE_RATE_1
OLINDUS_INICS_2	6:3	SLIMRX3	0000	1001 = ASYNC_SAMPLE_RATE_2
		RATE[3:0]		All other codes are reserved.
R1511 (0x05E7)	14:11	SLIMRX6_	0000	The selected sample rate is valid in the range 8–192 kHz.
SLIMbus_Rates_3		RATE[3:0]		
	6:3	SLIMRX5_ RATE[3:0]	0000	
R1512 (0x05E8)	14:11	SLIMRX8_	0000	
SLIMbus_Rates_4	0.0	RATE[3:0]	0000	
	6:3	SLIMRX7_ RATE[3:0]	0000	
R1513 (0x05E9)	14:11	SLIMTX2_	0000	SLIMbus TX Channel <i>n</i> Sample Rate
SLIMbus_Rates_5	0.0	RATE[3:0]	0000	0000 = SAMPLE_RATE_1
	6:3	SLIMTX1_	0000	0001 = SAMPLE_RATE_2
R1514 (0x05EA)	1/1·11	RATE[3:0] SLIMTX4	0000	0010 = SAMPLE_RATE_3
SLIMbus_Rates_6	14.11	RATE[3:0]	0000	1000 = ASYNC_SAMPLE_RATE_1
OLINIDUS_INAICS_U	6:3	SLIMTX3_	0000	1001 = ASYNC_SAMPLE_RATE_2
		RATE[3:0]		All other codes are reserved.
R1515 (0x05EB) SLIMbus_Rates_7	14:11	SLIMTX6_ RATE[3:0]	0000	The selected sample rate is valid in the range 8–192 kHz. All SLIMTXnMIX_SRCm fields must be cleared before changing SLIMTXn_RATE.
OZIMBUO_I KURO_/	6:3	SLIMTX5_ RATE[3:0]	0000	
R1516 (0x05EC)	14.11	SLIMTX8	0000	
SLIMbus_Rates_8		RATE[3:0]	0000	
	6:3	SLIMTX7_ RATE[3:0]	0000	
R3584 (0x0E00)	14:11	FX_RATE[3:0]	0000	FX Sample Rate (EQ, LHPF, DRC)
FX_Ctrl1				0000 = SAMPLE_RATE_1
				0001 = SAMPLE_RATE_2
				0010 = SAMPLE_RATE_3
				1000 = ASYNC_SAMPLE_RATE_1
				1001 = ASYNC_SAMPLE_RATE_2
				All other codes are reserved.
				The selected sample rate is valid in the range 8–192 kHz.
				All EQnMIX_SRCm, DRCnxMIX_SRCm, and LHPFnMIX_SRCm fields must be cleared before changing FX_RATE.
R5248 (0x1480)	5:2	DFC1_RATE[3:0]	0000	DFCn Sample Rate
DFC1_CTRL_W0 R5254 (0x1486)	5:2	DFC2_RATE[3:0]	0000	0000 = SAMPLE_RATE_1
DFC2_CTRL_W0			0000	0001 = SAMPLE_RATE_2 0010 = SAMPLE_RATE_3
R5260 (0x148C) DFC3_CTRL_W0	5:2	DFC3_RATE[3:0]	0000	1000 = ASYNC_SAMPLE_RATE_1
R5266 (0x1492) DFC4_CTRL_W0	5:2	DFC4_RATE[3:0]	0000	1001 = ASYNC_SAMPLE_RATE_2 All other codes are reserved.
R5272 (0x1498) DFC5_CTRL_W0	5:2	DFC5_RATE[3:0]	0000	The selected sample rate is valid in the range 8–192 kHz. The DFCn_SRC field must be cleared before changing DFCn_RATE.
R5278 (0x149E)	5:2	DFC6_RATE[3:0]	0000	
DFC6_CTRL_W0		DEOZ DATEGO	0000	
R5284 (0x14A4) DFC7_CTRL_W0	5:2	DFC7_RATE[3:0]	0000	
R5290 (0x14AA) DFC8_CTRL_W0	5:2	DFC8_RATE[3:0]	0000	



Table 4-26. Digital-Core Sample-Rate Control (Cont.)

Register Address	Bit	Label	Default	Description
R1048064 (0xF_	14:11	DSP1_RATE[3:0]	0000	DSPn Sample Rate
FE00)				0000 = SAMPLE_RATE_1
DSP1_Config_1				0001 = SAMPLE_RATE_2
R1572352 (0x17_ FE00)	14:11	DSP2_RATE[3:0]	0000	0010 = SAMPLE_RATE_3
DSP2_Config_1				1000 = ASYNC_SAMPLE_RATE_1
	14:11	DSP3 RATE[3:0]	0000	1001 = ASYNC_SAMPLE_RATE_2
R2096640 (0x1F_ FE00)	14.11	DSP3_KATE[3.0]	0000	All other codes are reserved.
DSP3 Config 1				The selected sample rate is valid in the range 8–192 kHz.
R2620928 (0x27_	14:11	DSP4_RATE[3:0]	0000	All DSP <i>nx</i> MIX_SRC <i>m</i> fields must be cleared before changing DSP <i>n</i> _RATE.
FE00)	14.11	D3F4_IVATE[5.0]	0000	
DSP4_Config_1				
R3145216 (0x2F_ FE00)	14:11	DSP5_RATE[3:0]	0000	
DSP5_Config_1				
R3669504 (0x37_ FE00)	14:11	DSP6_RATE[3:0]	0000	
DSP6_Config_1				
R4193792 (0x3F_	14:11	DSP7_RATE[3:0]	0000	
FE00)				
DSP7_Config_1				

4.3.15 Asynchronous Sample-Rate Converter (ASRC)

The CS47L90 supports multiple signal paths through the digital core. Two independent clock domains are supported for the audio signal paths, referenced to SYSCLK and ASYNCCLK respectively, as described in Section 4.17. Every digital signal path must be synchronized either to SYSCLK or to ASYNCCLK.

There are two ASRCs. Each provides two stereo signal paths between the SYSCLK and ASYNCCLK domains, as shown in Fig. 4-28.

- The sample rate on the SYSCLK domain is selected using the ASRCn_RATE1 fields; the rate can be set equal to SAMPLE_RATE_1, SAMPLE_RATE_2, or SAMPLE_RATE_3.
- The sample rate on the ASYNCCLK domain is selected using the ASRCn_RATE2 fields; the rate can be set equal
 to ASYNC_SAMPLE_RATE_1 or ASYNC_SAMPLE_RATE_2.

See Section 4.17 for details of the sample-rate control registers.

Each ASRC supports sample rates from 8–192 kHz. For each ASRC, the ratio of the applicable SAMPLE_RATE_n and ASYNC_SAMPLE_RATE_n fields must not exceed 6.

The ASRCn_RATE1 and ASRCn_RATE2 fields must not be changed if any of the respective x_SRCn fields is nonzero. The associated x_SRCn fields must be cleared before writing new values to ASRCn_RATE1 or ASRCn_RATE2. A minimum delay of 125 μ s must be allowed between clearing the x_SRCn fields and writing to the associated ASRCn_RATE1 or ASRCn_RATE2 fields. See Table 4-27 for details.

The ASRC signal paths are enabled using the ASRC*n_*IN*mx_*ENA bits, as follows:

- The ASRCn IN1 (left and right) paths convert from the SYSCLK domain to the ASYNCCLK domain. These paths
 are enabled by setting the ASRCn_IN1L_ENA and ASRCn_IN1R_ENA bits, respectively.
- The ASRCn IN2 (left and right) paths convert from the ASYNCCLK domain to the SYSCLK domain. These paths are enabled by setting the ASRCn_IN2L_ENA and ASRCn_IN2R_ENA bits, respectively.

Synchronization (lock) between different clock domains is not instantaneous when the clocking or sample rate configurations are updated. The lock status of each ASRC path is an input to the interrupt control circuit and can be used to trigger an interrupt event; see Section 4.16.

The ASRC lock status of each ASRC path can be output directly on a GPIO pin as an external indication of ASRC lock. See Section 4.15 to configure a GPIO pin for this function.



The CS47L90 performs automatic checks to confirm that the SYSCLK or ASYNCCLK frequency is high enough to support the commanded ASRC and digital mixing functions. If the frequency is too low, an attempt to enable an ASRC signal path fails. Note that active signal paths are not affected under such circumstances.

The status bits in register R3809 indicate the status of each ASRC signal path. If an underclocked error condition occurs, these bits indicate which ASRC signal paths have been enabled.

The status bits in registers R1600–R3576 indicate the status of each digital mixer. If an underclocked error condition occurs, these bits indicate which mixers have been enabled.

The ASRC signal paths and control registers are shown in Fig. 4-28.




Figure 4-28. Asynchronous Sample-Rate Converters (ASRCs)

The ASRC1 and ASRC2 input control fields (see Fig. 4-28) are located at register addresses R2688–R2744 (0x0A80–0x0AB8).

The full list of digital mixer control registers (R1600–R3576) is provided in Section 6. Generic register field definitions are provided in Table 4-11.

The x_SRC*n* fields select the input sources for the respective ASRC processing blocks. Note that the selected input sources must be configured for the same sample rate as the ASRC to which they are connected.

The hexadecimal numbers in Fig. 4-28 indicate the corresponding x_SRC*n* setting for selection of that signal as an input to another digital-core function.

The fields associated with the ASRCs are described in Table 4-27.



Table 4-27. Digital-Core ASRC Control

Register Address	Bit	Label	Default	Description
R3792 (0x0ED0)	3	ASRC2_IN2L_	0	ASRC2 IN2 (left) enable
ASRC2_ENABLE		ENA		(Left ASRC2 channel from ASYNCCLK domain to SYSCLK domain)
				0 = Disabled
				1 = Enabled
	2	ASRC2_IN2R_	0	ASRC2 IN2 (right) enable
		ENA		(Right ASRC2 channel from ASYNCCLK domain to SYSCLK domain)
				0 = Disabled
				1 = Enabled
	1	ASRC2_IN1L_	0	ASRC2 IN1 (left) enable
		ENA		(Left ASRC2 channel from SYSCLK domain to ASYNCCLK domain)
				0 = Disabled
				1 = Enabled
	0	ASRC2_IN1R_	0	ASRC2 IN1 (right) enable
		ENA		(Right ASRC2 channel from SYSCLK domain to ASYNCCLK domain)
				0 = Disabled
				1 = Enabled
R3793 (0x0ED1)	3	ASRC2_IN2L_	0	ASRC2 IN2 (left) enable status
ASRC2_STATUS		ENA_STS		(Left ASRC2 channel from ASYNCCLK domain to SYSCLK domain)
				0 = Disabled
				1 = Enabled
	2	ASRC2_IN2R_	0	ASRC2 IN2 (right) enable status
		ENA_STS		(Right ASRC2 channel from ASYNCCLK domain to SYSCLK domain)
				0 = Disabled
				1 = Enabled
	1	ASRC2_IN1L_	0	ASRC2 IN1 (left) enable status
		ENA_STS		(Left ASRC2 channel from SYSCLK domain to ASYNCCLK domain)
				0 = Disabled
				1 = Enabled
	0	ASRC2_IN1R_	0	ASRC2 IN1 (right) enable status
		ENA_STS		(Right ASRC2 channel from SYSCLK domain to ASYNCCLK domain)
				0 = Disabled
				1 = Enabled
R3794 (0x0ED2)	14:11	ASRC2_ RATE1[3:0]	0000	ASRC2 Sample Rate select for SYSCLK domain
ASRC2_RATE1		KATE I[3.0]		0000 = SAMPLE_RATE_1
				0001 = SAMPLE_RATE_2
				0010 = SAMPLE_RATE_3
				All other codes are reserved.
				The selected sample rate is valid in the range 8–192 kHz.
D0705 (0, 0550)	44.44	40000	4000	All ASRC2_IN1x_SRC fields must be cleared before changing ASRC2_RATE1.
R3795 (0x0ED3)	14:11	ASRC2_ RATE2[3:0]	1000	ASRC2 Sample Rate select for ASYNCCLK domain
ASRC2_RATE2		IVATE2[3.0]		1000 = ASYNC_SAMPLE_RATE_1
				1001 = ASYNC_SAMPLE_RATE_2
				All other codes are reserved.
				The selected sample rate is valid in the range 8–192 kHz.
				All ASRC2_IN2x_SRC fields must be cleared before changing ASRC2_RATE2.



Table 4-27. Digital-Core ASRC Control (Cont.)

Register Address	Bit	Label	Default	Description
R3808 (0x0EE0)	3	ASRC1_IN2L_	0	ASRC1 IN2 (left) enable
ASRC1_ENABLE		ENA		(Left ASRC1 channel from ASYNCCLK domain to SYSCLK domain)
				0 = Disabled
				1 = Enabled
	2	ASRC1_IN2R_	0	ASRC1 IN2 (right) enable
		ENA		(Right ASRC1 channel from ASYNCCLK domain to SYSCLK domain)
				0 = Disabled
				1 = Enabled
	1	ASRC1_IN1L_	0	ASRC1 IN1 (left) enable
		ENA		(Left ASRC1 channel from SYSCLK domain to ASYNCCLK domain)
				0 = Disabled
				1 = Enabled
	0	ASRC1_IN1R_	0	ASRC1 IN1 (right) enable
		ENA		(Right ASRC1 channel from SYSCLK domain to ASYNCCLK domain)
				0 = Disabled
				1 = Enabled
R3809 (0x0EE1)	3	ASRC1_IN2L_	0	ASRC1 IN2 (left) enable status
ASRC1_STATUS		ENA_STS		(Left ASRC1 channel from ASYNCCLK domain to SYSCLK domain)
				0 = Disabled
				1 = Enabled
	2	ASRC1_IN2R_	0	ASRC1 IN2 (right) enable status
		ENA_STS		(Right ASRC1 channel from ASYNCCLK domain to SYSCLK domain)
				0 = Disabled
				1 = Enabled
	1	ASRC1_IN1L_	0	ASRC1 IN1 (left) enable status
		ENA_STS		(Left ASRC1 channel from SYSCLK domain to ASYNCCLK domain)
				0 = Disabled
				1 = Enabled
	0	ASRC1_IN1R_	0	ASRC1 IN1 (right) enable status
		ENA_STS		(Right ASRC1 channel from SYSCLK domain to ASYNCCLK domain)
				0 = Disabled
				1 = Enabled
R3810 (0x0EE2)	14:11	ASRC1_	0000	ASRC1 Sample Rate select for SYSCLK domain
ASRC1_RATE1		RATE1[3:0]		0000 = SAMPLE_RATE_1
				0001 = SAMPLE_RATE_2
				0010 = SAMPLE_RATE_3
				All other codes are reserved.
				The selected sample rate is valid in the range 8–192 kHz.
				All ASRC1_IN1x_SRC fields must be cleared before changing ASRC1_RATE1.
R3811 (0x0EE3)	14:11	ASRC1_	1000	ASRC1 Sample Rate select for ASYNCCLK domain
ASRC1_RATE2		RATE2[3:0]		1000 = ASYNC_SAMPLE_RATE_1
				1001 = ASYNC_SAMPLE_RATE_2
				All other codes are reserved.
				The selected sample rate is valid in the range 8–192 kHz.
				All ASRC1_IN1 <i>x</i> _SRC fields must be cleared before changing ASRC1_RATE1.

4.3.16 Isochronous Sample-Rate Converter (ISRC)

The CS47L90 supports multiple signal paths through the digital core. The ISRCs provide sample-rate conversion between synchronized sample rates on the SYSCLK clock domain, or between synchronized sample rates on the ASYNCCLK clock domain.

There are four ISRCs on the CS47L90. ISRC1 and ISRC2 provide four signal paths between two different sample rates; ISRC3 and ISRC4 provide two signal paths between two different sample rates, as shown in Fig. 4-29.

The sample rates associated with each ISRC can be set independently. Note that the two sample rates associated with any single ISRC must both be referenced to the same clock domain (SYSCLK or ASYNCCLK).



- When an ISRC is used on the SYSCLK domain, the associated sample rates may be selected from SAMPLE_ RATE 1, SAMPLE RATE 2, or SAMPLE RATE 3.
- When an ISRC is used on the ASYNCCLK domain, the associated sample rates are ASYNC_SAMPLE_RATE_1 and ASYNC_SAMPLE_RATE_2.

See Section 4.17 for details of the sample-rate control registers.

Each ISRC supports sample rates in the range 8–192 kHz. The higher of the sample rates associated with each ISRC must be an integer multiple of the lower sample rate; all possible integer ratios are supported (i.e., up to 24).

Each ISRC converts between a sample rate selected by ISRC*n_*FSL and a sample rate selected by ISRC*n_*FSH, (where *n* identifies the applicable ISRC 1, 2, 3, or 4). Note that, in each case, the higher of the two sample rates must be selected by ISRCn_FSH.

The ISRCn_FSL and ISRCn_FSH fields must not be changed if any of the respective x_SRCn fields is nonzero. The associated x_SRCn fields must be cleared before writing new values to ISRCn_FSL or ISRCn_FSH. A minimum delay of 125 μ s must be allowed between clearing the x_SRCn fields and writing to the associated ISRCn_FSL or ISRCn_FSH fields. See Table 4-28 for details.

The ISRC signal paths are enabled using the ISRC*n_*INT*m_*ENA and ISRC*n_*DEC*m_*ENA bits, as follows:

- The ISRC*n* interpolation paths (increasing sample rate) are enabled by setting the ISRC*n*_INT*m*_ENA bits, (where *m* identifies the applicable channel).
- The ISRCn decimation paths (decreasing sample rate) are enabled by setting the ISRCn_DECm_ENA bits.

The CS47L90 performs automatic checks to confirm that the SYSCLK or ASYNCCLK frequency is high enough to support the commanded ISRC and digital mixing functions. If the frequency is too low, an attempt to enable an ISRC signal path fails. Note that active signal paths are not affected under such circumstances.

The status bits in registers R1600–R3576 indicate the status of each digital mixer. If an underclocked error condition occurs, these bits indicate which mixers have been enabled.

The ISRC signal paths and control registers are shown in Fig. 4-29.






Figure 4-29. Isochronous Sample-Rate Converters (ISRCs)

The ISRC input control fields (see Fig. 4-29) are located at register addresses R2816–R3015 (0x0B00–0x0BC7).

The full list of digital mixer control registers (R1600–R3576) is provided in Section 6. Generic register field definitions are provided in Table 4-11.

The x_SRC fields select the input sources for the respective ISRC processing blocks. Note that the selected input sources must be configured for the same sample rate as the ISRC to which they are connected.

The hexadecimal numbers in Fig. 4-29 indicate the corresponding x_SRC setting for selection of that signal as an input to another digital-core function.

The fields associated with the ISRCs are described in Table 4-28.



Table 4-28. Digital-Core ISRC Control

Register Address	Bit	Label	Default	Description
R3824 (0x0EF0)		ISRC1_FSH[3:0]	0000	ISRC1 High Sample Rate (Sets the higher of the ISRC1 sample rates)
ISRC1_CTRL_1				0000 = SAMPLE_RATE_1
				0001 = SAMPLE_RATE_2
				0010 = SAMPLE_RATE_3
				1000 = ASYNC_SAMPLE_RATE_1
				1001 = ASYNC_SAMPLE_RATE_2
				All other codes are reserved.
				The selected sample rate is valid in the range 8–192 kHz.
				The ISRC1_FSH and ISRC1_FSL fields must both select sample rates referenced to the same clock domain (SYSCLK or ASYNCCLK).
				All ISRC1_DEC <i>n</i> _SRC fields must be cleared before changing ISRC1_FSH.
R3825 (0x0EF1)	14:11	ISRC1_FSL[3:0]	0000	ISRC1 Low Sample Rate (Sets the lower of the ISRC1 sample rates)
ISRC1_CTRL_2				0000 = SAMPLE_RATE_1
				0001 = SAMPLE_RATE_2
				0010 = SAMPLE_RATE_3
				1000 = ASYNC_SAMPLE_RATE_1
				1001 = ASYNC_SAMPLE_RATE_2
				All other codes are reserved.
				The selected sample rate is valid in the range 8–192 kHz.
				The ISRC1_FSH and ISRC1_FSL fields must both select sample rates referenced to the same clock domain (SYSCLK or ASYNCCLK).
				All ISRC1_INTn_SRC fields must be cleared before changing ISRC1_FSL.
R3826 (0x0EF2) ISRC1_CTRL_3	15	ISRC1_INT1_ENA	0	ISRC1 INT1 Enable (Interpolation Channel 1 path from ISRC1_FSL rate to ISRC1_FSH rate)
				0 = Disabled
				1 = Enabled
	14	ISRC1_INT2_ENA		ISRC1 INT2 Enable (Interpolation Channel 2 path from ISRC1_FSL rate to ISRC1_FSH rate)
				0 = Disabled
				1 = Enabled
	13	ISRC1_INT3_ENA	0	ISRC1 INT3 Enable (Interpolation Channel 3 path from ISRC1_FSL rate to ISRC1_
				FSH rate)
				0 = Disabled
		10004 11154 5114		1 = Enabled
	12	ISRC1_INT4_ENA		ISRC1 INT4 Enable (Interpolation Channel 4 path from ISRC1_FSL rate to ISRC1_FSH rate)
				0 = Disabled
				1 = Enabled
	9	ISRC1_DEC1_	0	ISRC1 DEC1 Enable (Decimation Channel 1 path from ISRC1_FSH rate to ISRC1_FSL rate)
		ENA		FSL rate) 0 = Disabled
	8	ISRC1_DEC2_	0	1 = Enabled ISRC1 DEC2 Enable (Decimation Channel 2 path from ISRC1_FSH rate to ISRC1_
	O	ENA	U	FSL rate)
				0 = Disabled
				1 = Enabled
	7	ISRC1_DEC3_ ENA		ISRC1 DEC3 Enable (Decimation Channel 3 path from ISRC1_FSH rate to ISRC1_FSL rate)
				0 = Disabled
				1 = Enabled
	6	ISRC1_DEC4_	0	ISRC1 DEC4 Enable (Decimation Channel 4 path from ISRC1_FSH rate to ISRC1_
		ENA		FSL rate)
				0 = Disabled
				1 = Enabled



Table 4-28. Digital-Core ISRC Control (Cont.)

Register Address	Bit	Label	Default	Description
R3827 (0x0EF3)	14:11	ISRC2_FSH[3:0]	0000	ISRC2 High Sample Rate (Sets the higher of the ISRC2 sample rates)
ISRC2_CTRL_1				0000 = SAMPLE_RATE_1
				0001 = SAMPLE_RATE_2
				0010 = SAMPLE_RATE_3
				1000 = ASYNC_SAMPLE_RATE_1
				1001 = ASYNC_SAMPLE_RATE_2
				All other codes are reserved.
				The selected sample rate is valid in the range 8–192 kHz.
				The ISRC2_FSH and ISRC2_FSL fields must both select sample rates referenced to the same clock domain (SYSCLK or ASYNCCLK).
				All ISRC2_DECn_SRC fields must be cleared before changing ISRC2_FSH.
R3828 (0x0EF4)	14:11	ISRC2_FSL[3:0]	0000	ISRC2 Low Sample Rate (Sets the lower of the ISRC2 sample rates)
ISRC2_CTRL_2				0000 = SAMPLE_RATE_1
				0001 = SAMPLE_RATE_2
				0010 = SAMPLE_RATE_3
				1000 = ASYNC_SAMPLE_RATE_1
				1001 = ASYNC_SAMPLE_RATE_2
				All other codes are reserved.
				The selected sample rate is valid in the range 8–192 kHz.
				The ISRC2_FSH and ISRC2_FSL fields must both select sample rates referenced to the same clock domain (SYSCLK or ASYNCCLK).
				All ISRC2_INTn_SRC fields must be cleared before changing ISRC2_FSL.
R3829 (0x0EF5)	15	ISRC2_INT1_ENA	0	ISRC2 INT1 Enable (Interpolation Channel 1 path from ISRC2_FSL rate to ISRC2_
ISRC2_CTRL_3				FSH rate)
				0 = Disabled
	44	IODOO INTO ENA	•	1 = Enabled
	14	ISRC2_INT2_ENA	0	ISRC2 INT2 Enable (Interpolation Channel 2 path from ISRC2_FSL rate to ISRC2_FSH rate)
				0 = Disabled
				1 = Enabled
	13	ISRC2 INT3 ENA	0	ISRC2 INT3 Enable (Interpolation Channel 3 path from ISRC2_FSL rate to ISRC2_
		101102_11110_2101	Ü	FSH rate)
				0 = Disabled
				1 = Enabled
	12	ISRC2_INT4_ENA	0	ISRC2 INT4 Enable (Interpolation Channel 4 path from ISRC2_FSL rate to ISRC2_
				FSH rate)
				0 = Disabled
				1 = Enabled
	9	ISRC2_DEC1_ ENA	0	ISRC2 DEC1 Enable (Decimation Channel 1 path from ISRC2_FSH rate to ISRC2_FSL rate)
		LIVA		0 = Disabled
				1 = Enabled
	8	ISRC2_DEC2_	0	ISRC2 DEC2 Enable (Decimation Channel 2 path from ISRC2_FSH rate to ISRC2_
		ENA	O	FSL rate)
				0 = Disabled
				1 = Enabled
	7	ISRC2_DEC3_	0	ISRC2 DEC3 Enable (Decimation Channel 3 path from ISRC2_FSH rate to ISRC2_
		ENA		FSL rate)
				0 = Disabled
				1 = Enabled
	6	ISRC2_DEC4_	0	ISRC2 DEC4 Enable (Decimation Channel 4 path from ISRC2_FSH rate to ISRC2_
		ENA		FSL rate)
				0 = Disabled
				1 = Enabled



Table 4-28. Digital-Core ISRC Control (Cont.)

Register Address	Bit	Label	Default	Description
R3830 (0x0EF6)	14:11	ISRC3_FSH[3:0]	0000	ISRC3 High Sample Rate
ISRC3_CTRL_1				(Sets the higher of the ISRC3 sample rates)
				0000 = SAMPLE_RATE_1
				0001 = SAMPLE_RATE_2
				0010 = SAMPLE_RATE_3
				1000 = ASYNC_SAMPLE_RATE_1
				1001 = ASYNC_SAMPLE_RATE_2
				All other codes are reserved.
				The selected sample rate is valid in the range 8–192 kHz.
				The ISRC3_FSH and ISRC3_FSL fields must both select sample rates referenced to
				the same clock domain (SYSCLK or ASYNCCLK).
				All ISRC3_DECn_SRC fields must be cleared before changing ISRC3_FSH.
R3831 (0x0EF7)	14:11	ISRC3_FSL[3:0]	0000	ISRC3 Low Sample Rate
ISRC3_CTRL_2				(Sets the lower of the ISRC3 sample rates)
				0000 = SAMPLE_RATE_1
				0001 = SAMPLE_RATE_2
				0010 = SAMPLE_RATE_3
				1000 = ASYNC_SAMPLE_RATE_1
				1001 = ASYNC_SAMPLE_RATE_2
				All other codes are reserved.
				The selected sample rate is valid in the range 8–192 kHz.
				The ISRC3_FSH and ISRC3_FSL fields must both select sample rates referenced to
				the same clock domain (SYSCLK or ASYNCCLK).
		10000 11174 514		All ISRC3_INTn_SRC fields must be cleared before changing ISRC3_FSL.
R3832 (0x0EF8)	15	ISRC3_INT1_ENA	0	ISRC3 INT1 Enable
ISRC3_CTRL_3				(Interpolation Channel 1 path from ISRC3_FSL rate to ISRC3_FSH rate)
				0 = Disabled
		10000 11170 5114		1 = Enabled
	14	ISRC3_INT2_ENA	0	ISRC3 INT2 Enable
				(Interpolation Channel 2 path from ISRC3_FSL rate to ISRC3_FSH rate)
				0 = Disabled
		10000 0504		1 = Enabled
	9	ISRC3_DEC1_ ENA	0	ISRC3 DEC1 Enable
		EINA		(Decimation Channel 1 path from ISRC3_FSH rate to ISRC3_FSL rate)
				0 = Disabled
		10000 0500		1 = Enabled
	8	ISRC3_DEC2_ ENA	0	ISRC3 DEC2 Enable
		EINA		(Decimation Channel 2 path from ISRC3_FSH rate to ISRC3_FSL rate)
				0 = Disabled
D0000 (0.0550)	4 4 4 4	10004 50110 01	0000	1 = Enabled
R3833 (0x0EF9)	14:11	ISRC4_FSH[3:0]	0000	ISRC4 High Sample Rate
ISRC4_CTRL_1				(Sets the higher of the ISRC4 sample rates)
				0000 = SAMPLE_RATE_1
				0001 = SAMPLE_RATE_2
				0010 = SAMPLE_RATE_3
				1000 = ASYNC_SAMPLE_RATE_1
				1001 = ASYNC_SAMPLE_RATE_2
				All other codes are reserved.
				The selected sample rate is valid in the range 8–192 kHz.
				The ISRC4_FSH and ISRC4_FSL fields must both select sample rates referenced to
				the same clock domain (SYSCLK or ASYNCCLK).
				All ISRC4_DECn_SRC fields must be cleared before changing ISRC4_FSH.



Table 4-28. Digital-Core ISRC Control (Cont.)

Register Address	Bit	Label	Default	Description		
R3834 (0x0EFA)	14:11	ISRC4_FSL[3:0]	0000	ISRC4 Low Sample Rate		
ISRC4_CTRL_2				(Sets the lower of the ISRC4 sample rates)		
				0000 = SAMPLE_RATE_1		
				0001 = SAMPLE_RATE_2		
				0010 = SAMPLE_RATE_3		
				1000 = ASYNC_SAMPLE_RATE_1		
				1001 = ASYNC_SAMPLE_RATE_2		
				All other codes are reserved.		
				The selected sample rate is valid in the range 8–192 kHz.		
				The ISRC4_FSH and ISRC4_FSL fields must both select sample rates referenced to the same clock domain (SYSCLK or ASYNCCLK).		
				All ISRC4_INT <i>n</i> _SRC fields must be cleared before changing ISRC4_FSL.		
R3835 (0x0EFB) 15 ISRC4_INT1_ENA 0 ISRC4 INT1 Enable						
ISRC4_CTRL_3			(Interpolation Channel 1 path from ISRC4_FSL rate to ISRC4_FSH rate)			
				0 = Disabled		
				1 = Enabled		
	14	ISRC4_INT2_ENA	0	ISRC4 INT2 Enable		
				(Interpolation Channel 2 path from ISRC4_FSL rate to ISRC4_FSH rate)		
				0 = Disabled		
				1 = Enabled		
	9	ISRC4_DEC1_	0	ISRC4 DEC1 Enable		
		ENA		(Decimation Channel 1 path from ISRC4_FSH rate to ISRC4_FSL rate)		
				0 = Disabled		
				1 = Enabled		
	8	ISRC4_DEC2_	0	ISRC4 DEC2 Enable		
		ENA		(Decimation Channel 2 path from ISRC4_FSH rate to ISRC4_FSL rate)		
				0 = Disabled		
				1 = Enabled		

4.4 DSP Firmware Control

The CS47L90 digital core incorporates seven DSP processing blocks, capable of running a wide range of audio-enhancement functions. Different firmware configurations can be loaded onto each DSP, enabling the CS47L90 to be highly customized for specific application requirements. Full read/write access to the device register map is supported from each DSP core, including access to the firmware registers of the other DSPs. Synchronization of different DSPs is supported, and shared data memory space is provided for the DSP2 and DSP3 blocks; these features enable enhanced processing capabilities for the associated DSPs.

Examples of the DSP functions include multiband compressor (MBC) and the SoundClear suite of audio processing algorithms. Note that it is possible to implement more than one type of audio enhancement function on a single DSP; the precise combinations of functions vary from one firmware configuration to another.

The DSP blocks each employ the same internal architecture and provide an equivalent processing capability. Note that the DSPs differ in terms of the firmware memory sizes associated with each. DSPs 1–6 can be clocked at up to 150 MHz, corresponding to 150 MIPS each. DSP7 is designed for low-power operation, clocked at up to 75 MHz. The CS47L90 supports always-on clocking modes, including event-triggered DSP clocking.

DSP firmware can be configured using software packages provided by Cirrus Logic. A software programming guide can also be provided to assist users in developing their own software algorithms—please contact your Cirrus Logic representative for further information.

To use the DSP blocks, the required firmware configuration must first be loaded onto the device by writing the appropriate files to the CS47L90 register map. The firmware configuration comprises program, data, and coefficient content. In some cases, the coefficient content must be derived using tools provided in the WISCE evaluation board control software.



Details of the DSP firmware memory registers are provided in Section 4.4.1. Note that the WISCE evaluation board control software provides support for easy loading of program, data, and coefficient content onto the CS47L90. Please contact your Cirrus Logic representative for more details of the WISCE evaluation board control software.

After loading the DSP firmware, the DSP functions must be enabled using the associated control fields.

The audio signal paths connecting to and from the DSP processing blocks are configured as described in Section 4.3. Note that the DSP firmware must be loaded and enabled before audio signal paths can be enabled.

4.4.1 DSP Firmware Memory and Register Mapping

The DSP firmware memory is programmed by writing to the registers referenced in Table 4-29. Note that clocking is not required for access to the firmware registers by the host processor.

The CS47L90 program, data, and coefficient register memory space is described in Table 4-29. The full register map listing is provided in Section 6. The shared DSP2/DSP3 memory space is implemented at two different register address locations; reading or writing at either address accesses the same memory data.

If multiple DSPs write to a shared memory address at the same time, the address at which the collision occurred is reported in the DSP3_DUALMEM_COLLISION_ADDR field. Note that this field is coded in 24-bit DSP data word units, and is defined relative to the base address of the applicable shared memory area.

The DSP memory controller provides an input to the interrupt control circuit. An interrupt event is triggered if a memory collision occurs. Note that the DSP software should be written to ensure this never happens; the interrupt is intended for development purposes only. See Section 4.16 for details of the interrupt-event handling.

The program firmware parameters are formatted as 40-bit words. For this reason, 3 x 32-bit register addresses are required for every 2 x 40-bit words.

DSP Number	Description	Register Address	Number of Registers	DSP Memory Size
DSP1	Program memory	0x08_0000-0x08_8FFE	18432	12k x 40-bit words
	X-Data memory	0x0A_0000-0x0A_9FFE	20480	20k x 24-bit words
	Y-Data memory	0x0C_0000-0x0C_3FFE	8192	8k x 24-bit words
	Coefficient memory	0x0E_0000-0x0E_1FFE	4096	4k x 24-bit words
DSP2	Program memory	0x10_0000-0x10_EFFE	30720	20k x 40-bit words
	X-Data memory	0x12_0000-0x12_BFFE	24576	24k x 24-bit words
	X-Data memory (Shared DSP2/DSP3)	0x13_6000-0x13_7FFE	4096	4k x 24-bit words
	Y-Data memory	0x14_0000-0x14_BFFE	24576	24k x 24-bit words
	Coefficient memory	0x16_0000-0x16_1FFE	4096	4k x 24-bit words
DSP3	Program memory	0x18_0000-0x18_EFFE	30720	20k x 40-bit words
	X-Data memory	0x1A_0000-0x1B_1FFE	36864	36k x 24-bit words
	X-Data memory (Shared DSP2/DSP3)	0x1B_6000-0x1B_7FFE	4096	4k x 24-bit words
	Y-Data memory	0x1C_0000-0x1C_BFFE	24576	24k x 24-bit words
	Coefficient memory	0x1E_0000-0x1E_1FFE	4096	4k x 24-bit words
DSP4	Program memory	0x20_0000-0x20_8FFE	18432	12k x 40-bit words
	X-Data memory	0x22_0000-0x22_9FFE	20480	20k x 24-bit words
	Y-Data memory	0x24_0000-0x24_3FFE	8192	8k x 24-bit words
	Coefficient memory	0x26_0000-0x26_1FFE	4096	4k x 24-bit words
DSP5	Program memory	0x28_0000-0x28_8FFE	18432	12k x 40-bit words
	X-Data memory	0x2A_0000-0x2A_9FFE	20480	20k x 24-bit words
	Y-Data memory	0x2C_0000-0x2C_3FFE	8192	8k x 24-bit words
	Coefficient memory	0x2E_0000-0x2E_1FFE	4096	4k x 24-bit words
DSP6	Program memory	0x30_0000-0x30_8FFE	18432	12k x 40-bit words
	X-Data memory	0x32_0000-0x33_3FFE	40960	40k x 24-bit words
	Y-Data memory	0x34_0000-0x35_3FFE	40960	40k x 24-bit words
	Coefficient memory	0x36_0000-0x36_1FFE	4096	4k x 24-bit words

Table 4-29. DSP Program, Data, and Coefficient Registers

Table 4-29.	DSP Program,	Data, and	Coefficient	Registers	(Cont.)

DSP Number	Description	Register Address	Number of Registers	DSP Memory Size
DSP7	Program memory	0x38_0000-0x38_8FFE	18432	12k x 40-bit words
	X-Data memory	0x3A_0000-0x3B_3FFE	40960	40k x 24-bit words
	Y-Data memory	0x3C_0000-0x3D_3FFE	40960	40k x 24-bit words
	Coefficient memory	0x3E_0000-0x3E_1FFE	4096	4k x 24-bit words

The X-memory on each DSP supports read/write access to all register fields throughout the device, including the codec control registers, and the firmware memory of all of the integrated DSP cores. Access to the register address space is supported using a number of register windows within the X-memory on each DSP.

The register window space is additional to the X-data memory sizes described in Table 4-29. Note that the X-memory addresses of these register windows are the same for all DSP cores, regardless of the different X-memory sizes.

Addresses 0xC000 to 0xDFFF in X-memory map directly to addresses 0x0000 to 0x1FFF in the device register space. This fixed register window contains primarily the codec control registers; it also includes the virtual DSP control registers (described in Section 4.4.7). Each X-memory address within this window maps onto one 16-bit register in the codec memory space.

Four movable register windows are also provided, starting at X-memory addresses 0xF000, 0xF400, 0xF800, and 0xFC00 respectively. Each window represents 1024 addresses in the X-memory space. The start address, within the corresponding device register space, for each window is configured using DSP*n*_EXT_[A/B/C/D]_PAGE (where A defines the first window, B defines the second window, etc.).

Two mapping modes are supported and are selected using the DSP*n*_EXT_[A/B/C/D]_PSIZE16 bits for the respective window. In 16-Bit Mode, each address within the window maps onto one 16-bit register in the device memory space; the window equates to 1024 x 16-bit registers. In 32-Bit Mode, each address within the window maps onto two 16-bit registers in the device memory space; the window equates to 1024 x 32-bit registers.

Note that the X-memory is only 24-bits wide; as a result, the upper 8 bits of the odd-numbered register addresses are not mapped, and cannot be accessed, in 32-Bit Mode.

The DSP*n*_EXT_[A/B/C/D]_PAGE fields are defined with an LSB = 512. Accordingly, the base address of each window must be aligned with 512-word boundaries. Note that the base addresses are entirely independent of each other; for example, overlapping windows are permissible if required, and there is no requirement for the A/B/C/D windows to be at incremental locations.

The register map window functions are shown in Fig. 4-30. Further information on the definition and usage of the DSP firmware memories is provided in the software programming guide; contact your Cirrus Logic representative if required.






Figure 4-30. X-Data Memory Map

Note that the full CS47L90 register space is shown here as 16-bit width. (SPI/I²C/SLIMbus register access uses 32-bit data width at 0x3000 and above.) However, the window base address fields (DSP*n*_EXT_[A/B/C/D]_PAGE) are referenced to 16-bit width, and 16-bit register mapping is shown. Hence, the device register map is shown here entirely as 16-bit width for ease of explanation.

The control registers associated with the register map window functions are described in Table 4-30.



Table 4-30. X-Data Memory and Clocking Control

Register Address	Bit	Label	Default	Description
DSP1 Base Address = R	104806	34 (0x0F_FE00)		
DSP2 Base Address = R	157235	52 (0x17_FE00)		
DSP3 Base Address = R	209664	10 (0x1F_FE00)		
DSP4 Base Address = R	262092	28 (0x27_FE00)		
DSP5 Base Address = R	314521	16 (0x2F_FE00)		
DSP6 Base Address = R	366950	04 (0x37_FE00)		
DSP7 Base Address = R	419379	92 (0x3F_FE00)		
Base address + 0x54	31	DSPn_EXT_A_PSIZE16	0	Register Window A page width select
DSPn_Ext_window_A				0 = 32-bit
				1 = 16-bit
				Note that, in 32-Bit Mode, only the lower 24 bits can be accessed.
	15:0	DSPn_EXT_A_PAGE[15:0]	0x0000	Sets the Base Address of Register Window A in X-memory.
				Coded as LSB = 512 (0x200)
Base address + 0x56	31	DSPn_EXT_B_PSIZE16	0	Register Window B page width select
DSPn_Ext_window_B				0 = 32-bit
				1 = 16-bit
				Note that, in 32-Bit Mode, only the lower 24 bits can be accessed.
	15:0	DSPn_EXT_B_PAGE[15:0]	0x000	Sets the Base Address of Register Window B in X-memory.
				Coded as LSB = 512 (0x200)
Base address + 0x58	31	DSPn_EXT_C_PSIZE16	0	Register Window C page width select
DSPn_Ext_window_C				0 = 32-bit
				1 = 16-bit
				Note that, in 32-Bit Mode, only the lower 24 bits can be accessed.
	15:0	DSPn_EXT_C_PAGE[15:0]	0x0000	Sets the Base Address of Register Window C in X-memory.
				Coded as LSB = 512 (0x200)
Base address + 0x5A	31	DSPn_EXT_D_PSIZE16	0	Register Window D page width select
DSPn_Ext_window_D				0 = 32-bit
				1 = 16-bit
				Note that, in 32-Bit Mode, only the lower 24 bits can be accessed.
	15:0	DSPn_EXT_D_PAGE[15:0]	0x0000	Sets the Base Address of Register Window D in X-memory.
				Coded as LSB = 512 (0x200)

4.4.2 DSP Memory Locking

Each DSP has the capability for read/write access to the codec registers and to the firmware memory space of other DSPs. Access to these registers and memories is supported via the X-memory on each DSP (using the register windows), as described in Section 4.4.1.

The CS47L90 provides a register-locking feature that blocks DSP register-write attempts to invalid register regions, preventing the firmware from making unintentional changes to register and memory contents. An interrupt event and associated debug information are generated if any write-access attempt is blocked; this can be used to assist software development and debug.

The register map and DSP firmware memories are partitioned into 10 regions; each region can be locked independently with respect to each DSP core. This allows full flexibility to lock different register/memory regions according to the specific firmware running on each DSP.

Each DSP has direct access to its own X-, Y-, Z-, and P- memories; this is always enabled and cannot be locked. Access to the codec registers, DSP peripheral registers, and the firmware memory space of other DSPs is effected using the X-memory register windows (fixed codec window, and four configurable windows)—write access to these locations is governed by the locking mechanism that has been configured in respect of the DSP.

The virtual DSP registers occupy addresses within the codec register space; these registers represent one of the lockable regions within the register map—two independent locks are provided for the codec and virtual DSP registers.



Note: A DSP*n* register window can be mapped onto a memory region of the same DSP*n*. In this event, write access via that window is governed by the register locks, potentially blocking the DSP from accessing its own memory. This is not the intended use of the register lock, however.

The lockable register/memory regions are defined in Table 4-31.

Table 4-31. DSP Memory Locking Regions

Region	Description	Register Address	Notes
Region 0	Virtual DSP registers	0x00_1000-0x00_2FFF	Excludes memory lock and watchdog reset registers
Region 1	Codec registers	0x00_0000-0x03_FFFE	Excludes virtual DSP registers
Region 2	DSP peripheral control registers	0x04_0000-0x07_FFFE	_
Region 3	DSP1 memory	0x08_0000-0x09_FFFE	_
Region 4	DSP2 memory	0x10_0000-0x17_FFFE	_
Region 5	DSP3 memory	0x18_0000-0x19_FFFE	_
Region 6	DSP4 memory	0x20_0000-0x27_FFFE	_
Region 7	DSP5 memory	0x28_0000-0x29_FFFE	_
Region 8	DSP6 memory	0x30_0000-0x37_FFFE	_
Region 9	DSP7 memory	0x38_0000-0x39_FFFE	_

The register locks are controlled using the DSPn_CTRL_REGIONm_LOCK fields (where n identifies the DSP core, and m identifies the register/memory region). The associated lock determines whether DSPn is granted write access to region m. To change the lock status, two writes must be made to the respective register field:

- Writing 0x5555, followed by 0xAAAA, sets the respective lock
- Writing 0xCCCC, followed by 0x3333, clears the respective lock

The status of each lock can be read from the DSPn CTRL REGIONm LOCK STS bits.

Write access to the DSPn_CTRL_REGIONm_LOCK fields is always possible if they are accessed by the same DSPn. This means that each DSP core always has write access for configuring the locks affecting register access by that DSP. However, if one DSP attempts to configure the locks on another DSP, this would be conditional upon the status of the applicable lock. For example, if DSP2 attempts to configure the DSP3 lock settings, the effect would depend on the DSP2_CTRL_REGION5_LOCK status (Region 5 corresponds to DSP3 locks).

The DSP memory locking function is an input to the interrupt control circuit and can be used to trigger an interrupt event if an invalid register write is attempted—see Section 4.4.5. Additional status and control fields are provided for debug purposes, as described in Section 4.4.6.

The control registers associated with the DSP memory locking functions are described in Table 4-32.

Table 4-32. DSP Memory Locking Control

Register Address	Bit	Label	Default	Description
DSP1 Base Address = R104	48064	(0x0F_FE00)		
DSP2 Base Address = R15	72352	(0x17_FE00)		
DSP3 Base Address = R209	96640	(0x1F_FE00)		
DSP4 Base Address = R26	20928	(0x27_FE00)		
DSP5 Base Address = R314	45216	(0x2F_FE00)		
DSP6 Base Address = R36	39504	(0x37_FE00)		
DSP7 Base Address = R419	93792	(0x3F_FE00)		
Base address + 0x64	9	DSPn_CTRL_REGION9_LOCK_STS	0	DSP <i>n</i> memory region <i>m</i> lock status
DSPn_Region_lock_sts_0	8	DSPn_CTRL_REGION8_LOCK_STS	0	0 = Unlocked
	7	DSPn_CTRL_REGION7_LOCK_STS	0	1 = Locked (write access is blocked)
	6	DSPn_CTRL_REGION6_LOCK_STS	0]
	5	DSPn_CTRL_REGION5_LOCK_STS	0]
	4	DSPn_CTRL_REGION4_LOCK_STS	0	1
	3	DSPn_CTRL_REGION3_LOCK_STS	0]
	2	DSPn_CTRL_REGION2_LOCK_STS	0]
	1	DSPn_CTRL_REGION1_LOCK_STS	0]
	0	DSPn_CTRL_REGION0_LOCK_STS	0	1



Table 4-32. DSP Memory Locking Control (Cont.)

Register Address	Bit	Label	Default	Description
Base address + 0x66	31:16	DSPn_CTRL_REGION1_LOCK[15:0]	See	DSPn memory region m lock.
DSPn_Region_lock_1			Footnote 1	Write 0x5555, then 0xAAAA, to set the lock.
DSPn_Region_lock_0	15:0	DSPn_CTRL_REGION0_LOCK[15:0]	See	Write 0xCCCC, then 0x3333, to clear the lock.
			Footnote 1	
Base address + 0x68	31:16	DSPn_CTRL_REGION3_LOCK[15:0]	See	
DSPn_Region_lock_3			Footnote 1	
DSPn_Region_lock_2	15:0	DSPn_CTRL_REGION2_LOCK[15:0]	See	
			Footnote 1	
Base address + 0x6A	31:16	DSPn_CTRL_REGION5_LOCK[15:0]	See	
DSPn_Region_lock_5			Footnote 1	
DSPn_Region_lock_4	15:0	DSPn_CTRL_REGION4_LOCK[15:0]	See	
			Footnote 1	
Base address + 0x6C	31:16	DSPn_CTRL_REGION7_LOCK[15:0]	See	
DSPn_Region_lock_7			Footnote 1	
DSPn_Region_lock_6	15:0	DSPn_CTRL_REGION6_LOCK[15:0]	See	
			Footnote 1	
Base address + 0x6E	31:16	DSPn_CTRL_REGION9_LOCK[15:0]	See	
DSPn_Region_lock_9			Footnote 1	
DSPn_Region_lock_8	15:0	DSPn_CTRL_REGION8_LOCK[15:0]	See	
			Footnote 1	

^{1.} Default is not applicable to these write-only fields

4.4.3 DSP Firmware Control

The configuration and control of the DSP firmware is described in the following subsections.

4.4.3.1 DSP Memory

The DSP memory (program, X-data, Y-data, and coefficient) is enabled by setting DSP*n*_MEM_ENA for the respective DSP. This memory must be enabled (DSP*n*_MEM_ENA = 1) for read/write access, code execution, and DMA functions. The DSP memory is disabled, and the contents lost, whenever the respective DSP*n*_MEM_ENA bit is cleared.

The DSP*n*_MEM_ENA bits are not affected by software reset; these bits remain in their previous state under software reset conditions. Accordingly, the DSP memory contents are maintained through software reset, provided DCVDD is held above its reset threshold.

The DSP firmware memory is always cleared under power-on reset, hardware reset, and Sleep Mode conditions. See Section 5.2 for a summary of the CS47L90 reset behavior.

4.4.3.2 DSP Clocking

Clocking is required for each DSP processing block, when executing software or when supporting DMA functions. (Note that clocking is not required for access to the firmware registers by the host processor.)

Clocking within each DSP is enabled and disabled automatically, as required by the respective DSP core and DMA channel status.

In normal operating conditions, the clock source for each DSP is derived from DSPCLK. See Section 4.17 for details of how to configure DSPCLK. See Section 4.4.3.4 for supported clocking configurations when DSPCLK is not enabled.

The clock frequency for each DSP is selected using the DSP*n*_CLK_FREQ_SEL field (where *n* identifies the applicable DSP block, 1 to 7). The selected DSP clock frequency must be less than or equal to the DSPCLK frequency. For DSP7, the maximum DSP clock frequency is 75 MHz.

The DSP*n*_CLK_FREQ_STS fields indicate the clock frequency for the respective DSP cores. These can be used to confirm the clock frequency, in cases where code execution has a minimum clock frequency requirement. The DSP*n*_CLK_FREQ_STS field is only valid when the respective core is running code; typical usage of this field would be for the DSP core itself to read the clock status and to take action as applicable, in particular, if the available clock does not meet the application requirements.



Note that, depending on the DSPCLK frequency and the available clock dividers, the DSP*n* clock frequency may differ from the selected clock. In most cases, the DSPn clock frequency equals or exceeds the requested frequency. A lower frequency is implemented if limited by either the DSPCLK frequency or the maximum DSPn clocking frequency.

The DSPCLK configuration provides input to the interrupt control circuit and can be used to trigger an interrupt event when the DSP*n* clock frequency is less than the requested frequency; see Section 4.16.

4.4.3.3 DSP Code Execution

After the DSP firmware has been loaded, and the clocks configured, the DSP blocks are enabled by setting the DSP_n_CORE_ENA bits. When the DSP is configured and enabled, the firmware execution can be started by writing 1 to the respective DSP_n_START bit.

Alternative methods to trigger the firmware execution can also be configured using the DSP*n*_START_IN_SEL fields. Note that this provides the capability to synchronously trigger multiple DSP blocks.

Using the DSP*n*_START_IN_SEL fields, the DSP firmware execution can be linked to the respective DMA function, the IRQ2 status, DSP*n* start signals from another DSP, or to the FIFO status in one of the event loggers:

- DMA function: firmware execution commences when all enabled DSP input (WDMA) channel buffers have been filled, and all enabled DSP output (RDMA) channel buffers have been emptied
- DSP*n* start signals: firmware execution commences when the respective start signal is triggered in the selected DSP core (1 to 4 only)
- IRQ2: firmware execution commences when one or more of the unmasked IRQ2 events has occurred
- Event logger status: firmware execution commences when the FIFO not-empty status is asserted within the respective event logger

To enable firmware execution on the respective DSP block, the DSPn_CORE_ENA bit must be set. Note that the usage of the DSPn_START bit may vary depending on the particular firmware that is being executed: in some applications (e.g., when an alternative trigger is selected using DSPn_START_IN_SEL), writing to the DSPn_START bit is not required.

4.4.3.4 DSP Operation without DSPCLK

In normal operating conditions, the clock source for each DSP block is derived from DSPCLK. The CS47L90 also supports DSP operation when DSPCLK is not enabled; this provides capability for always-on DSP applications.

The alternative clock source, for DSP clocking without DSPCLK, is the always-on FLL (FLL_AO). The FLL_AO output frequency range is approximately 45–50 MHz and is suitable for low-speed DSP clocking requirements.

The default FLL_AO settings are configured to provide a 49.152-MHz output, suitable for use as the always-on DSP clock source. Note that the FLL_AO control registers must always hold valid settings—either enabled and locked to an input reference clock, or else configured in FLL Hold Mode. See Section 4.17.9 for details of FLL AO.

The always-on DSP clocking options are configured using the DSP*n_*FLL_AO_CLKENA and EVENTLOG*n_*FLL_AO_CLKENA bits:

- Setting DSPn_FLL_AO_CLKENA causes the respective DSP to be clocked directly from FLL_AO if DSP_CLK_ENA = 0. This allows the DSP core to execute firmware code while DSPCLK is absent.
- Setting EVENTLOG*n_*FLL_AO_CLKENA enables the DSP cores to be clocked directly from FLL_AO if DSP_CLK_ENA = 0 and the FIFO not-empty status is asserted for the respective event logger. This allows the DSP cores to execute firmware code while DSPCLK is absent, triggered by an event detected on one of the event loggers. Note that a DSP core is only clocked in this case if the start trigger for that DSP is derived from the status of the respective event logger (i.e., DSP*n_*START_IN_SEL selects the event logger as the start signal). See Section 4.5.2 for details of the event loggers; the EVENTLOG*n_*FLL_AO_CLKENA bits are defined in Table 4-38.

Note that these control bits do not automatically start DSP firmware execution—the applicable DSP blocks must also be enabled using $DSPn_CORE_ENA$, and the start signals must be configured, as applicable.



The intended use case of the EVENTLOG*n*_FLL_AO_CLKENA bit is where one of the DSP cores is configured to use an event logger status bit as its start condition. Note that, to support continued operation of the DSP core after the event log status is cleared (i.e., the FIFO buffer has been emptied), clocking of the respective DSP core must be enabled using DSP*n*_FLL_AO_CLKENA, or else by enabling DSPCLK as per the normal system clocking operation. One or other of these actions could be effected via the DSP firmware code.

The clock frequency for each DSP in these always-on clocking modes is selected using the DSPn_CLK_FREQ_SEL field (same as normal DSP clocking). Note that, depending on the FLL_AO output frequency and the available clock dividers, the DSPn clock frequency may differ from the selected frequency. In most cases, the DSPn clock frequency equals or exceeds the requested frequency. A lower frequency is implemented if limited by the FLL_AO frequency.

The DSP_CLK_SRC field is ignored in the always-on clocking modes. The DSP cores revert to the normal (DSPCLK) clocking configuration if DSP_CLK_ENA = 1.

4.4.3.5 DSP Watchdog Timer

A watchdog timer is provided for each DSP, which can be used to detect software lock-ups, and other conditions that require corrective action in order to resume the intended DSP behavior.

The DSPn watchdog is enabled using DSPn_WDT_ENA. The timeout period is configured using DSPn_WDT_MAX_COUNT.

In normal operation, the watchdog should be reset regularly—this action is used to confirm that the DSP code is running correctly. The watchdog is reset by writing 0x5555, followed by 0xAAAA, to the DSPn WDT RESET field.

The watchdog status bit, DSP*n*_WDT_TIMEOUT_STS, is set if the timeout period elapses before the watchdog is reset; this event typically signals that a lock-up or other error condition has occurred.

The DSP watchdog is an input to the interrupt control circuit and can be used to trigger an interrupt event if the timeout period elapses—see Section 4.4.5.

Note that write access to the DSP*n*_WDT_RESET field is not affected by the register locking mechanism (see Section 4.4.2), if written by the same DSP*n*. This means that each DSP*n* core always has write access to reset the watchdog for the same DSP*n*. However, if one DSP attempts to reset the watchdog on another DSP, this would be conditional upon the status of the applicable lock. For example, if DSP2 attempts to reset the DSP3 watchdog, the effect would depend upon the DSP2 CTRL REGION5 LOCK status (Region 5 corresponds to DSP3 locks).

4.4.3.6 DSP Control Registers

The DSP memory, clocking, code-execution, and watchdog control registers are described in Table 4-33.

The audio signal paths connecting to/from the DSP processing blocks are configured as described in Section 4.3. Note that the DSP firmware must be loaded and enabled before audio signal paths can be enabled.



Table 4-33. DSP Control Registers

Register Address	Bit	Label	Default	Description
DSP1 Base Address =	R1048	064 (0x0F_FE00)		1
DSP2 Base Address =	R1572	352 (0x17_FE00)		
DSP3 Base Address =	R2096	640 (0x1F_FE00)		
DSP4 Base Address =	R2620	928 (0x27_FE00)		
DSP5 Base Address =	R3145	216 (0x2F_FE00)		
DSP6 Base Address =	R3669	504 (0x37_FE00)		
DSP7 Base Address =	R4193	792 (0x3F_FE00)		
Base address	24	DSPn_FLL_AO_	0	DSPn always-on clock control
DSPn_Config_1		CLKENA		Selects the DSP <i>n</i> clocking if DSPCLK is disabled
				0 = No clock
				1 = DSP <i>n</i> is clocked directly from FLL_AO
	4	DSPn_MEM_ENA	0	DSP <i>n</i> memory control
				0 = Disabled
				1 = Enabled
				The DSP n memory contents are lost when DSP n _MEM_ENA =0. Note that
			_	this bit is not affected by software reset; it remains in its previous condition.
	1	DSPn_CORE_ENA	0	DSP <i>n</i> enable. Controls the DSP <i>n</i> firmware execution
				0 = Disabled
				1 = Enabled
	0	DSPn_START		DSP <i>n</i> start
D 11 .0.00	45.0	DOD 011/ FDE0	0.0000	Write 1 to start DSP <i>n</i> firmware execution
				DSPn clock frequency select
DSPn_Config_2		OLL[10.0]		Coded as LSB = 1/64 MHz, Valid from 5.6 to 148 MHz.
				[DSP7] - Valid up to 75 MHz only.
				The DSP <i>n</i> clock must be less than or equal to the DSPCLK frequency. The DSP <i>n</i> clock is generated by division of DSPCLK, and may differ from the
				selected frequency. The DSP <i>n</i> clock frequency can be read from DSP <i>n</i> _
				CLK_FREQ_STS.
Base address +0x06	31:16	DSPn_DUALMEM_	0x0000	DSPn dual-memory collision address. In the event of a DSPn memory
DSPn_Status_2		COLLISION_		access collision, this field reports the address at which the collision occurred.
		ADDR[15:0]		The address is defined relative to the base address of the shared data
	0	DSPn CLK AVAIL	0	memory. The LSB represents one 24-bit DSP memory word.
	0	DSPII_CLK_AVAIL	0	DSP <i>n</i> clock availability (read only) 0 = No Clock
				1 = Clock Available
				This bit exists for legacy software support only; it is not recommended for
				future designs—it may be unreliable on the latest device architectures.
Base address +0x08	15:0	DSPn_CLK_FREQ_	0x0000	DSP <i>n</i> clock frequency (read only). Valid only when the respective DSP core
DSPn_Status_3		STS[15:0]		is enabled.
				Coded as LSB = 1/64 MHz.
Base address +0x0A	4:1	DSPn_WDT_MAX_	0x0	DSPn watchdog timeout value.
DSPn_Watchdog_1		COUNT[3:0]		0x0 = 2 ms $0x5 = 64 ms$ $0xA = 2 s$
				0x1 = 4 ms $0x6 = 128 ms$ $0xB = 4 s$
				0x2 = 8 ms $0x7 = 256 ms$ $0xC = 8 s$
				0x3 = 16 ms $0x8 = 512 ms$ $0xD-0xF = reserved$
				0x4 = 32 ms $0x9 = 1 s$
	0	DSPn_WDT_ENA	0	DSPn watchdog enable
				0 = Disabled
				1 = Enabled

Table 4-33.	DSP	Control	Registers	(Cont.))
-------------	------------	---------	-----------	---------	---

Register Address	Bit	Label	Default		Description	
Base address +0x38	4:0	DSPn_START_IN_	0x00	DSP <i>n</i> firmware execution control. Selects the trigger for DSP <i>n</i> firmware		
DSPn_External_Start		SEL[4:0]		execution.		
				0x00 = DMA	0x06 = DSP3 Start 2	0x12 = Event Logger 3
				0x01 = DSP1 Start 1	0x07 = DSP4 Start 1	0x13 = Event Logger 4
				0x02 = DSP1 Start 2	0x08 = DSP4 Start 2	0x14 = Event Logger 5
				0x03 = DSP2 Start 1	0x0B = IRQ2	0x15 = Event Logger 6
				0x04 = DSP2 Start 2	0x10 = Event Logger 1	0x16 = Event Logger 7
				0x05 = DSP3 Start 1	0x11 = Event Logger 2	0x17 = Event Logger 8
				All other codes are reserved.		
				Note that the DSPn_START bit also starts the DSPn firmware execution,		
				regardless of this field setting.		
Base address +0x5E	15:0	DSPn_WDT_	0x0000	DSPn watchdog reset.		
DSPn_Watchdog_2		RESET[15:0]		Write 0x5555, followed I	by 0xAAAA, to reset the w	atchdog.
Base address +0x7A	TIME OUT 070	0	DSPn watchdog timeou	t status		
DSP <i>n</i> _Region_lock_ ctrl_0			This bit, when set, indicates that the watchdog timeout has occurred. This bit is latched when set; it is cleared when the watchdog is disabled or reset.			

4.4.4 DSP Direct Memory Access (DMA) Control

Each DSP provides a multichannel DMA function; this is configured using the registers described in Table 4-34.

There are eight WDMA (DSP input) and six RDMA (DSP output) channels for each DSP; these are enabled using the DSP*n*_WDMA_CHANNEL_ENABLE and DSP*n*_RDMA_CHANNEL_ENABLE fields. The status of each WDMA channel is indicated in DSP*n*_WDMA_ACTIVE_CHANNELS.

The DMA can access the X-data memory or Y-data memory associated with the respective DSP. The applicable memory is selected using bit [15] of the respective x_START_ADDRESS field for each DMA channel.

The start address of each DMA channel is configured as described in Table 4-34. Note that the required address is defined relative to the base address of the selected (X-data or Y-data) memory.

The buffer length of the DMA channels is configured using the DSP*n*_DMA_BUFFER_LENGTH field. The selected buffer length applies to all enabled DMA channels.

Note that the start-address fields and buffer-length fields are defined in 24-bit DSP data word units. This means that the LSB of these fields represents one 24-bit DSP memory word. This differs from the CS47L90 register map layout described in Table 4-29.

The parameters of a DMA channel (i.e., start address or offset address) must not be changed while the respective DMA is enabled. All of the DMA channels must be disabled before changing the DMA buffer length.

Each DMA channel uses a twin buffer mechanism to support uninterrupted data flow through the DSP. The buffers are called *ping* and *pong*, and are of configurable size, as noted above. Data is transferred to/from each buffer in turn.

When the ping input data buffer is full, the DSP*n_*PING_FULL bit is set, and a DSP start signal is generated. The start signal from the DMA is typically used to start firmware execution, as noted in Table 4-33. Meanwhile, further DSP input data fills up the pong buffer.

When the pong input buffer is full, the DSPn_PONG_FULL bit is set, and another DSP start signal is generated. The DSP firmware must take care to read the input data from the applicable buffer, in accordance with the DSPn_PING_FULL and DSPn_PONG_FULL status bits.

Twin buffers are also used on the DSP output (RDMA) channels. The output ping buffers are emptied at the same time as the input ping buffers are filled; the output pong buffers are emptied at the same time that the input pong buffers are filled.

The DSP cores support 24-bit signal processing. Under default conditions, the DSP audio data is in 2's complement Q3.20 format (i.e., 0xF00000 corresponds to the -1.0 level, and 0x100000 corresponds to the +1.0 level; a sine wave with peak values of ± 1.0 corresponds to the 0 dBFS level). If DSPn_DMA_WORD_SEL is set, audio data is transferred to and from DSPn in Q0.23 format. The applicable format should be set according to the requirements of the specific DSP firmware.



Note that the DSP cores are optimized for Q3.20 audio data processing; Q0.23 data can be supported, but the firmware implementation may incur a reduction in power efficiency due to the higher MIPS required for arithmetic operations in non-native data word format.

The DMA function is an input to the interrupt control circuit—see Section 4.4.5. The respective interrupt event is triggered if all enabled input (WDMA) channel buffers have been filled and all enabled output (RDMA) channel buffers have been emptied.

Further details of the DMA are provided in the software programming guide; contact your Cirrus Logic representative if required.

Table 4-34. DMA Control

Register Address	Bit	Label	Default	Description
DSP1 Base Address = R	104806	4 (0x0F_FE00)	1	· ·
DSP2 Base Address = R	157235	2 (0x17_FE00)		
DSP3 Base Address = R	209664	0 (0x1F_FE00)		
DSP4 Base Address = R	262092	8 (0x27_FE00)		
DSP5 Base Address = R	314521	6 (0x2F_FE00)		
DSP6 Base Address = R	366950	4 (0x37 FE00)		
DSP7 Base Address = R				
Base address +0x04		DSPn PING FULL	0	DSPn WDMA Ping Buffer Status
DSPn_Status_1				0 = Not Full
				1 = Full
	30	DSPn PONG FULL	0	DSPn WDMA Pong Buffer Status
				0 = Not Full
				1 = Full
	23:16	DSPn WDMA ACTIVE	0x00	DSPn WDMA Channel Status
		CHANNELS[7:0]		There are eight WDMA channels; each bit of this field indicates
				the status of the respective WDMA channel.
				Each bit is coded as follows:
				0 = Inactive
				1 = Active
Base address +0x10	31:16	DSPn_START_ADDRESS_	0x0000	DSPn WDMA Channel 1 Start Address
DSPn_WDMA_Buffer_1		WDMA_BUFFER_1[15:0]		Bit [15] = Memory select
				0 = X-data memory
				1 = Y-data memory
				Bits [14:0] = Address select
				The address is defined relative to the base address of the applicable data memory. The LSB represents one 24-bit DSP memory word.
				Note that the start address is also controlled by the respective DSPn_WDMA_CHANNEL_OFFSET bit.
	15:0	DSPn_START_ADDRESS_	0x0000	DSPn WDMA Channel 0 Start Address
		WDMA_BUFFER_0[15:0]		Field description is as above.
Base address +0x12	31:16	DSPn_START_ADDRESS_	0x0000	DSPn WDMA Channel 3 Start Address
DSPn_WDMA_Buffer_2		WDMA_BUFFER_3[15:0]		Field description is as above.
	15:0	DSPn_START_ADDRESS_	0x0000	DSPn WDMA Channel 2 Start Address
		WDMA_BUFFER_2[15:0]		Field description is as above.
Base address +0x14	31:16	DSPn_START_ADDRESS_	0x0000	DSPn WDMA Channel 5 Start Address
DSPn_WDMA_Buffer_3		WDMA_BUFFER_5[15:0]		Field description is as above.
	15:0	DSPn_START_ADDRESS_	0x0000	DSPn WDMA Channel 4 Start Address
		WDMA_BUFFER_4[15:0]		Field description is as above.
Base address +0x16	31:16	DSPn_START_ADDRESS_	0x0000	DSPn WDMA Channel 7 Start Address
DSPn_WDMA_Buffer_4		WDMA_BUFFER_7[15:0]		Field description is as above.
	15:0	DSPn_START_ADDRESS_	0x0000	DSPn WDMA Channel 6 Start Address
		WDMA_BUFFER_6[15:0]		Field description is as above.



Table 4-34. DMA Control (Cont.)

Register Address	Bit	Label	Default	Description
Base address +0x20	31:16	DSPn_START_ADDRESS_	0x0000	DSPn RDMA Channel 1 Start Address
DSPn_RDMA_Buffer_1		RDMA_BUFFER_1[15:0]		Bit [15] = Memory select
				0 = X-data memory
				1 = Y-data memory
				Bits [14:0] = Address select
				The address is defined relative to the base address of the applicable data memory. The LSB represents one 24-bit DSP memory word.
				Note that the start address is also controlled by the respective DSP <i>n</i> _RDMA_CHANNEL_OFFSET bit.
	15:0	DSPn_START_ADDRESS_	0x0000	DSPn RDMA Channel 0 Start Address
		RDMA_BUFFER_0[15:0]		Field description is as above.
Base address +0x22	31:16	DSPn_START_ADDRESS_	0x0000	DSPn RDMA Channel 3 Start Address
DSPn_RDMA_Buffer_2		RDMA_BUFFER_3[15:0]		Field description is as above.
	15:0	DSPn_START_ADDRESS_	0x0000	DSPn RDMA Channel 2 Start Address
		RDMA_BUFFER_2[15:0]		Field description is as above.
Base address +0x24	31:16	DSPn_START_ADDRESS_	0x0000	DSPn RDMA Channel 5 Start Address
DSPn_RDMA_Buffer_3		RDMA_BUFFER_5[15:0]		Field description is as above.
	15:0	DSPn_START_ADDRESS_	0x0000	DSPn RDMA Channel 4 Start Address
		RDMA_BUFFER_4[15:0]		Field description is as above.
Base address +0x30	23:16	DSPn_WDMA_CHANNEL_	0x00	DSPn WDMA Channel Enable
DSPn_DMA_Config_1		ENABLE[7:0]		There are eight WDMA channels; each bit of this field enables the respective WDMA channel.
				Each bit is coded as follows:
				0 = Disabled
				1 = Enabled
	13:0	DSPn_DMA_BUFFER_	0x0000	DSPn DMA Buffer Length
		LENGTH[13:0]		Selects the amount of data transferred in each DMA channel. The LSB represents one 24-bit DSP memory word.
Base address +0x32	7:0	DSPn_WDMA_CHANNEL_	0x00	DSPn WDMA Channel Offset
DSPn_DMA_Config_2		OFFSET[7:0]		There are eight WDMA channels; each bit of this field offsets the start Address of the respective WDMA channel.
				Each bit is coded as follows:
				0 = No offset
				1 = Offset by 0x8000
Base address +0x34	21:16	DSPn_RDMA_CHANNEL_	0x00	DSPn RDMA Channel Offset
DSPn_DMA_Config_3		OFFSET[5:0]		There are six RDMA channels; each bit of this field offsets the start Address of the respective RDMA channel.
				Each bit is coded as follows:
				0 = No offset
				1 = Offset by 0x8000
	5:0	DSPn_RDMA_CHANNEL_	0x00	DSPn RDMA Channel Enable
		ENABLE[5:0]		There are six RDMA channels; each bit of this field enables the
				respective RDMA channel.
				Each bit is coded as follows:
				0 = Disabled
				1 = Enabled
Base address +0x36	0	DSPn_DMA_WORD_SEL	0	DSPn Data Word Format
DSPn_DMA_Config_4				0 = Q3.20 format (4 integer bits, 20 fractional bits)
				1 = Q0.23 format (1 integer bit, 23 fractional bits)
				The data word format should be set according to the requirements of the applicable DSP firmware.
	1			requirements of the applicable DOF Illiliwate.

4.4.5 DSP Interrupts

The DSP cores provide inputs to the interrupt circuit and can be used to trigger an interrupt event when the associated conditions occur. For each DSP, the following interrupts are provided:



- DMA interrupt—Asserted when all enabled DSP input (WDMA) channel buffers have been filled, and all enabled DSP output (RDMA) channel buffers have been emptied
- DSP Start 1, DSP Start 2 interrupts—Asserted when the respective start signal is triggered
- DSP Busy interrupt—Asserted when the DSP is busy (i.e., when firmware execution or DMA processes are started)
- DSP Bus Error interrupt—Asserted when a locked register address, invalid memory address, or watchdog timeout error is detected

The CS47L90 also provides 16 control bits that allow the DSP cores to generate programmable interrupt events. When a 1 is written to these bits (see Table 4-35), the respective DSP interrupt (DSP_IRQn_EINTx) is triggered. The associated interrupt bits are latched once set; they can be polled at any time or used to control the IRQ signal.

See Section 4.16 for further details.

Register Address	Bit	Label	Default	Description
R5632 (0x1600)	1	DSP_IRQ2	0	DSP IRQ2. Write 1 to trigger the DSP_IRQ2_EINTn interrupt.
ADSP2_IRQ0	0	DSP_IRQ1	0	DSP IRQ1. Write 1 to trigger the DSP_IRQ1_EINTn interrupt.
R5633 (0x1601)	1	DSP_IRQ4	0	DSP IRQ4. Write 1 to trigger the DSP_IRQ4_EINT <i>n</i> interrupt.
ADSP2_IRQ1	0	DSP_IRQ3	0	DSP IRQ3. Write 1 to trigger the DSP_IRQ3_EINT <i>n</i> interrupt.
R5634 (0x1602)	1	DSP_IRQ6	0	DSP IRQ6. Write 1 to trigger the DSP_IRQ6_EINTn interrupt.
ADSP2_IRQ2	0	DSP_IRQ5	0	DSP IRQ5. Write 1 to trigger the DSP_IRQ5_EINT <i>n</i> interrupt.
R5635 (0x1603)	1	DSP_IRQ8	0	DSP IRQ8. Write 1 to trigger the DSP_IRQ8_EINT <i>n</i> interrupt.
ADSP2_IRQ3	0	DSP_IRQ7	0	DSP IRQ7. Write 1 to trigger the DSP_IRQ7_EINT <i>n</i> interrupt.
R5636 (0x1604)	1	DSP_IRQ10	0	DSP IRQ10. Write 1 to trigger the DSP_IRQ10_EINT <i>n</i> interrupt.
ADSP2_IRQ4	0	DSP_IRQ9	0	DSP IRQ9. Write 1 to trigger the DSP_IRQ9_EINT <i>n</i> interrupt.
R5637 (0x1605)	1	DSP_IRQ12	0	DSP IRQ12. Write 1 to trigger the DSP_IRQ12_EINT <i>n</i> interrupt.
ADSP2_IRQ5	0	DSP_IRQ11	0	DSP IRQ11. Write 1 to trigger the DSP_IRQ11_EINT <i>n</i> interrupt.
R5638 (0x1606)	1	DSP_IRQ14	0	DSP IRQ14. Write 1 to trigger the DSP_IRQ14_EINT <i>n</i> interrupt.
ADSP2_IRQ6	0	DSP_IRQ13	0	DSP IRQ13. Write 1 to trigger the DSP_IRQ13_EINT <i>n</i> interrupt.
R5639 (0x1607)	1	DSP_IRQ16	0	DSP IRQ16. Write 1 to trigger the DSP_IRQ16_EINT <i>n</i> interrupt.
ADSP2_IRQ7	0	DSP_IRQ15	0	DSP IRQ15. Write 1 to trigger the DSP_IRQ15_EINT <i>n</i> interrupt.

Table 4-35. DSP Interrupts

4.4.6 DSP Debug Support

General-purpose registers are provided for each DSP. These have no assigned function and can be used to assist in algorithm development.

The JTAG interface provides test and debug access to the CS47L90, as described in Section 4.21. The JTAG interface clock can be enabled independently for each DSP core using the DSPn_DBG_CLK_ENA bits. Note that, when the JTAG interface is used to access any DSP core, the respective DSPn_CORE_ENA bit must also be set.

The DSP*n*_LOCK_ERR_STS bit indicates that DSP*n* attempted to write to a locked register address. The DSP*n*_ADDR_ERR_STS bit indicates that DSP*n* attempted to access an invalid memory address (i.e., an address whose contents are undefined). Once set, these bits remain set until a 1 is written to DSP*n*_ERR_CLEAR.

The DSPn_PMEM_ERR_ADDR and DSPn_XMEM_ERR_ADDR fields contain the program memory and X-data memory addresses associated with a locked register address error condition. If DSPn_LOCK_ERR_STS is set, these fields correspond to the first-detected locked register address error. Note that no subsequent error event can be reported in these fields until the DSPn_LOCK_ERR_STS is cleared.

Note: The DSP*n_*PMEM_ERR_ADDR value is the prefetched address of a code instruction that has not yet been executed; it does not point directly to the instruction that caused the error.

The DSP*n*_BUS_ERR_ADDR field indicates the register/memory address that resulted in a register-access error. The field relates either to a locked register address error or to an invalid memory address error, as follows:

 If DSPn_LOCK_ERR_STS is set, the DSPn_BUS_ERR_ADDR value corresponds to the first-detected locked register address error. Note that no subsequent error event can be reported in this field until DSPn_LOCK_ERR_ STS is cleared.



- If DSP*n_*ADDR_ERR_STS is set, and DSP*n_*LOCK_ERR_STS is clear, the DSP*n_*BUS_ERR_ADDR field corresponds to the most recent invalid memory address error.
- If the DSP*n*_LOCK_ERR_STS and DSP*n*_ADDR_ERR_STS are both clear, the DSP*n*_BUS_ERR_ADDR field is undefined.

Note: The DSP*n*_BUS_ERR_ADDR value is coded using a byte-referenced address, so the actual register address is equal to DSP*n*_BUS_ERR_ADDR / 2. If the register-access error is the result of an attempt to access the virtual DSP registers, a register address of 0 is reported.

If the DSP*n*_ERR_PAUSE bit is set, the DSP*n* code execution stops immediately on detection of a locked register address error. This enables debug information to be retrieved from the DSP core during code development. In this event, code execution can be restarted by clearing the DSP*n*_ERR_PAUSE bit. Alternatively, the DSP core can restarted by clearing and setting DSP*n*_CORE_ENA (described in Section 4.4.3.3).

Table 4-36. DSP Debug Support

Register Address	Bit	Label	Default	Description					
DSP1 Base Address = R1048	3064 (0	x0F_FE00)	I.						
DSP2 Base Address = R1572	2352 (0	x17_FE00)							
DSP3 Base Address = R2096	6640 (0	x1F_FE00)							
DSP4 Base Address = R2620	0928 (0	x27_FE00)							
DSP5 Base Address = R3145216 (0x2F_FE00)									
DSP6 Base Address = R3669	9504 (0	x37_FE00)							
DSP7 Base Address = R4193	DSP7 Base Address = R4193792 (0x3F_FE00)								
Base address	3	DSPn_DBG_CLK_ENA	0	DSPn Debug Clock Enable					
DSPn_Config_1				0 = Disabled					
				1 = Enabled					
Base address +0x40		DSPn_SCRATCH_1[15:0]	0x0000	DSPn Scratch Register 1					
DSPn_Scratch_1		DSPn_SCRATCH_0[15:0]	0x0000	DSPn Scratch Register 0					
Base address +0x42		DSPn_SCRATCH_3[15:0]	0x0000	DSPn Scratch Register 3					
DSPn_Scratch_2		DSPn_SCRATCH_2[15:0]	0x0000	DSP <i>n</i> Scratch Register 2					
Base address +0x52 DSPn Bus Error Addr	23:0	DSPn_BUS_ERR_ADDR[23:0]	0x00_0000	Contains the register address of a memory region lock or memory address error event.					
				Note the associated register address is equal to DSP <i>n</i> _BUS_ERR_ADDR / 2.					
Base address + 0x7A	15	DSPn_LOCK_ERR_STS	0	DSP <i>n</i> memory region lock error status.					
DSPn_Region_lock_ctrl_0				This bit, when set, indicates that DSP <i>n</i> attempted to write to a locked register address.					
				This bit is latched when set; it is cleared when a 1 is written to DSPn_ERR_CLEAR.					
	14	DSPn_ADDR_ERR_STS	0	DSPn memory address error status.					
				This bit, when set, indicates that DSP <i>n</i> attempted to access an undefined locked register address.					
				This bit is latched when set; it is cleared when a 1 is written to DSPn_ERR_CLEAR.					
	1	DSPn_ERR_PAUSE	0	DSP <i>n</i> bus address error control.					
				Configures the DSPn response to a memory region lock error event.					
				0 = No action					
				1 = Pause DSP <i>n</i> code execution					
	0	DSPn_ERR_CLEAR	0	Write 1 to clear the memory region lock error and memory address error status bits.					
Base address + 0x7C DSPn_PMEM_Err_Addr XMEM_ERR_Addr	30:16	DSPn_PMEM_ERR_ADDR[14:0]	0x0000	Contains the program memory address of a memory region lock error event. Note this is the prefetched address of a subsequent instruction; it does not point directly to the address that caused the error.					
	15:0	DSPn_XMEM_ERR_ADDR[15:0]	0x0000	Contains the X-data memory address of a memory region lock error event.					



4.4.7 Virtual DSP Registers

The DSP control registers, described throughout Section 4.4, are implemented for each DSP core. Each control register has a unique location within the CS47L90 register map.

An additional set of DSP control registers is also defined, which can be used in firmware to access any of the DSPs: The virtual DSP (or DSP 0) registers are defined at address R4096 (0x1000) in the device register map. The full register map listing is provided in Section 6.

Note that read/write access to the virtual DSP registers is only possible via firmware running on the integrated DSP cores. When DSP firmware accesses the virtual registers, the registers are automatically mapped onto the control registers corresponding to whichever DSP core is making the read/write access. For example, if DSP1 accesses these registers, they are mapped onto the DSP1 control registers. If DSP2 accesses the virtual registers, they are mapped onto the DSP2 control registers.

The virtual DSP registers are designed to allow software to be transferable to any of the DSPs without modification to the software code.

The virtual DSP registers are defined at register addresses R4096–R4192 (0x1000–0x1060) in the device register map. Note that these registers cannot be accessed directly at the addresses shown; they can be only accessed through DSP firmware code, using the register window function shown in Fig. 4-30. The virtual DSP registers are located at address 0xD000 in the X-data memory map.

4.5 DSP Peripheral Control

The CS47L90 incorporates a suite of DSP peripheral functions that can be integrated together to support the sensor-hub capability. A master I²C interface is provided for external sensor connectivity. Configurable event log functions provide multichannel monitoring of internal and external signals. The general-purpose timers provide time-stamp data for the event logs and support watchdog and other miscellaneous time-based functions. Maskable GPIO provides an efficient mechanism for multiple DSPs to access the respective input and output signals.

The DSP peripherals are designed to provide a comprehensive sensor-hub capability, operating with a high degree of autonomy from the host processor.

4.5.1 Master Interfaces (MIF1, MIF2, MIF3)

The CS47L90 incorporates three I²C master interfaces, offering a flexible capability for additional sensor/accessory input.

4.5.1.1 Overview

The master interfaces (MIF1, MIF2, MIF3) can support single- and multiple-master I²C operation up to 1 MHz. The master interfaces support 7- and 10-bit slave addressing modes. Master device arbitration algorithms are implemented, in accordance with the standard I²C protocol. A watchdog timer is provided for detecting interface error conditions.

The master interfaces are ideally suited for connection to external sensors such as accelerometers, gyroscopes, and magnetometers for motion-sensing and navigation applications. Other example accessories include barometers and ambient light sensors, for environmental awareness. Flow-control bits for the TX and RX data buffers enable easy integration with external devices and with internal DSP functions.

Clocking for the master interfaces is derived from DSPCLK, which must be enabled and present when using any of these interfaces. Standard I²C bus rates are configured automatically from the DSPCLK frequency (see Section 4.17).

4.5.1.2 Transmit and Receive Data Buffers

The transmit (master write) and receive (master read) actions are each supported by 16-byte data buffers, allowing I²C transfers of up to 2,097,152 data bytes (2 MB). The number of data bytes transferred in each I²C operation is selected using MIF*n* TX LENGTH or MIF*n* RX LENGTH.



Data to be transmitted is managed using the TX data buffers; the application software must load data into the buffer registers (MIFn_TX_BYTEx) and then write 1 to the MIFn_TX_DONE bit to commit that data for transmission. The MIFn_TX_REQUEST bit indicates when the buffer registers are ready for loading new data. Internal buffering of the TX data enables uninterrupted I²C writes. If new data is not ready for transmission, SCLK halts until the buffer registers have been filled.

Data received on the interface is managed using the RX data buffers; the MIFn_RX_REQUEST bit indicates when the buffer registers contain new data. The application software must read the buffer registers (MIFn_RX_BYTEm), and then write 1 to the MIFn_RX_DONE bit to confirm the data has been read. Internal buffering of the RX data enables uninterrupted I²C reads. If the buffers are not ready to receive new data, SCLK halts until the buffer registers have been read.

The master interface divides each I^2C transaction into one or more data blocks. The block length is configurable using the MIF $n_TX_BLOCK_LENGTH$ and MIF $n_RX_BLOCK_LENGTH$ fields. The block length is equal to the number of bytes transmitted/received for each TX_DONE/RX_DONE action. The maximum block length is 16 bytes, corresponding to the size of the TX and RX data buffers.

Note: The order in which the data bytes in the TX/RX buffers are transferred depends on the selected MIF*n*_WORD_ SIZE setting. Correct setting of the word size ensures that each data word is transmitted/received most-significant byte first.

The Master Interface is configured for Read (RX) or Write (TX) operation using the MIF1_READ_WRITE_SEL bit. Each I2C transfer is started by writing 1 to the MIF1_START bit. In the case of a Master Write, data must be committed to the TX data buffers using the TX_DONE bit, to enable the transfer to proceed—note that the first block of transmit data can be committed to the TX buffers before or after writing to the START bit for the respective transfer.

4.5.1.3 Interrupts and Status Bits

The MIF*n_BUSY_STS* bit indicates when the master interface is executing an I²C transaction. This bit is set during each I²C transaction, and cleared on completion. An interrupt event is also triggered on completion of the I²C transfer, if the corresponding MIF1_DONE_EINTx is unmasked as an input to the IRQ circuit.

Additional status bits are provided to indicate watchdog timeout, loss of bus arbitration, or a NACK error signal received. Table 4-37 describes these bits.

Note that the MIF done indication is asserted each time an I²C transfer completes, including when an error condition has occurred. It is recommended that the master interface status bits be checked after each I²C transaction, so corrective action can be taken when necessary.

The master interface provides inputs to the interrupt control circuit. An interrupt event is triggered on completion of each TX/RX block, and on completion of the I²C transaction; see Section 4.16.

4.5.1.4 External Connections

The external connections associated with each I²C master interface (MIF) are implemented on multifunction GPIO pins, which must be configured for the respective MIF functions when required. The MIF nSCLK and MIF nSDA connections are pin-specific alternative functions available on specific GPIO pins only. See Section 4.15 to configure the GPIO pins for the MIF operation.



Fig. 4-31 shows a typical master I²C write transfer.




Figure 4-31. Master I²C Write

Fig. 4-32 shows a typical master I²C read transfer.




Figure 4-32. Master I²C Read

Fig. 4-33 shows a typical master I2C write/read transfer; the read transaction is preceded by a repeated start.




Figure 4-33. Master I²C Write and Read

4.5.1.5 Master Interface Control Registers

The MIF control registers are described in Table 4-37.



Table 4-37. Master Interface (MIFn) Control

Register Address	Bit	Label	Default	Description
MIF1 Base Address = R				
MIF2 Base Address = R		· - /		
MIF3 Base Address = R		· – /		
Base address		MIFn_SCL_FREQ_	000	Selects the Interface speed, i.e., SCLK frequency.
MIFn I2C CONFIG 1		SEL[2:0]		000 = 10 kHz
				001 = 100 kHz
				010 = 400 kHz
				011 = 1 MHz
				All other codes are reserved.
				Clocking is derived from DSPCLK, which must be enabled and present. The MIFn_DSPCLK_FREQ_LOW bit indicates whether the DSPCLK frequency is high enough to support the requested SCLK frequency.
				The SCLK frequencies are approximate, and depend on the available DSPCLK frequency.
Base address +0x002	10:1	MIFn_SLV_ADDR[9:0]	0x000	Address of Slave on which transactions are executed.
MIFn_I2C_CONFIG_2		MIE ADDD MODE		For 7-Bit Mode, lower 7 bits of field are used.
	0	MIF <i>n</i> _ADDR_MODE	0	Selects the addressing mode of I ² C Master
				0 = 7-Bit Mode
Daniel de la contraction de la	0	MIE NAOK		1 = 10-Bit Mode
Base address +0x004	3	MIFn_NACK_ RESPONSE	0	Selects the action taken if NACK is received from Slave.
MIFn_I2C_CONFIG_3		INLOI OIVOL		0 = Stop Condition sent.
				1 = Stop Condition not sent; next transaction commences with a Repeated Start.
				Note that, if the Stop Condition is not sent, the master retains control of the bus until a subsequent action is scheduled. The next transaction commences with a Repeated Start in this case.
	2	MIFn_SCL_MON_ENA	1	Enables bus monitoring functions on SCLK
				0 = Disabled
				1 = Enabled
				This feature enables support for clock stretching by slave devices, and enables bus synchronization as part of multimaster operation.
	1	MIFn_RPT_START	0	Selects the action taken on completion of a bus transaction.
				0 = Stop Condition sent.
				1 = Stop Condition not sent; next transaction commences with a Repeated Start.
				Note that, if the Stop Condition is not sent, the master retains control of the bus until a subsequent action is scheduled. The next transaction commences with a Repeated Start in this case.
	0	MIFn_START_BYTE_	0	Selects whether a Start Byte is transmitted before an I ² C transaction.
		ENA		0 = Disabled
				1 = Enabled
				The Start Byte is a dummy transaction that provides support for bus devices that use low-frequency polling to detect I ² C activity. The Start Byte, when enabled, is transmitted before the Slave Address bytes. It is not acknowledged on the bus by any device.
Base address +0x008	8	MIFn_WDT_CONFIG_	0	Watchdog Timer (WDT) mode
MIFn_I2C_CONFIG_5		MODE		0 = Automatically configured to 300μs (approx.)
				1 = Manually configured using MIFn_WDT_MAX_COUNT
	0	MIFn_WDT_ENA	0	Watchdog Timer (WDT) control
		_ _		0 = Disabled
				1 = Enabled
				When bus monitoring functions are enabled (MIFn_SCL_MON_
				ENA = 1), the watchdog timer is used to detect the SCLK line being
	1			pulled low for a prolonged duration.
Base address +0x00A	15:0	MIF <i>n</i> _WDT_MAX_ COUNT[15:0]	0x0800	Watchdog Timer (WDT) timeout value.
MIFn_I2C_CONFIG_6		[0.0]		Only valid if MIFn_WDT_CONFIG_MODE = 1. The Watchdog count frequency can be read from MIFn_DSPCLK_FREQ_STS.



Table 4-37. Master Interface (MIFn) Control (Cont.)

Register Address	Bit	Label	Default	Description
Base address +0x080	2	MIFn_WDT_TIMEOUT_	0	Watchdog Timer (WDT) Error Status. This bit, when set, indicates that
MIFn_I2C_STATUS_1		STS		the WDT expired during the I ² C transaction.
				This bit is latched when set; it is only cleared on next I ² C transaction.
	1	MIF <i>n_</i> ARBIT_LOST_ STS	0	Arbitration Error Status. This bit, when set, indicates that arbitration was lost during the I ² C transaction.
				This bit is latched when set; it is only cleared on next I ² C transaction.
	0	MIFn_NACK_STS	0	NACK Error Status. This bit, when set, indicates that a NACK Error signal was received during the I ² C transaction.
				This bit is latched when set; it is only cleared on next I ² C transaction.
Base address +0x100	0	MIFn_START	0	Starts the I ² C transaction
MIFn_CONFIG_1				Write 1 to start.
Base address +0x104 MIFn_CONFIG_3	17:16	MIFn_WORD_SIZE[1:0]	00	Selects the data word format. I ² C transactions are made up of 1-Byte data words; the sequence order of these words differs according to the applicable word format.
				Correct setting of the MIFn_WORD_SIZE field ensures that each data word is transmitted/received as MSB first.
				00 = 8-bit (1, 2, 3, 4, 5, 6, 7, 8, etc)
				01 = 16-bit (2, 1, 4, 3, 6, 5, 8, 7, etc) 10 = 32-bit (4, 3, 2, 1, 8, 7, 6, 5, etc)
				The bracketed numbers describe the order in which applicable MIF <i>n</i> _[TX RX]_BYTE <i>x</i> fields are transmitted/received over the I ² C interface.
	0	MIFn_READ_WRITE_	0	Selects the I ² C Command type
		SEL		0 = Master Write
				1 = Master Read
Base address +0x106	20:0	MIF <i>n</i> _TX_	0x00_	Selects the total number of data bytes in an I ² C Write operation.
MIFn_CONFIG_4		LENGTH[20:0]	0000	0x00_0000 = 1 byte
				0x00_0001 = 2 bytes
				0x00_0002 = 3 bytes
				$0x1F_FFFF = 2,097,152 \text{ bytes}$
Base address +0x110	20:0	MIFn_RX_	0x00_	Selects the total number of data bytes in an I ² C Read operation.
MIFn_CONFIG_5		LENGTH[20:0]	0000	0x00_0000 = 1 byte
				0x00_0001 = 2 bytes
				0x00_0002 = 3 bytes
D 11 2 11		MIE TV SI SSI	6 1 -	0x1F_FFFF = 2,097,152 bytes
Base address +0x112	7:0	MIF <i>n_</i> TX_BLOCK_ LENGTH[7:0]	0x10	Selects the interval at which the MIF <i>n</i> _BLOCK Interrupt is triggered during I ² C Write operations.
MIFn_CONFIG_6		LENGIN[1.0]		0x00 = 1 byte
				0x01 = 1 byte
				0x02 = 2 bytes
				0x02 - 2 bytes
				0x10 = 16 bytes
				All other codes are reserved
Base address +0x114	7:0	MIFn_RX_BLOCK_	0x10	Selects the interval at which the MIF <i>n</i> _BLOCK Interrupt is triggered
MIFn_CONFIG_7		LENGTH[7:0]	5,7,10	during I ² C Read operations.
//_00/4/10_/				0x00 = 1 byte
				0x01 = 1 byte
				0x02 = 2 bytes
				ļ
				0x10 = 16 bytes
				All other codes are reserved



Table 4-37. Master Interface (MIFn) Control (Cont.)

Register Address	Bit	Label	Default	Description
Base address +0x116	4	MIFn RX DONE	0	RX Buffer access control bit. Write 1 to indicate that data in the RX
MIFn CONFIG 8				Buffer has been read.
				In normal operation, a 1 is written after reading the RX buffer. This
				causes the MIFn_RX_REQUEST bit to be cleared. (Note that, if further
				data is available to read, the MIF n_RX_REQUEST bit remains set in this case.)
	0	MIF <i>n_</i> TX_DONE	0	TX Buffer access control bit. Write 1 to indicate the TX Buffer has been
				filled with data for transmission.
				In normal operation, a 1 is written after writing the TX buffer. This causes
				the MIFn_TX_REQUEST bit to be cleared.
Base address +0x180	8	MIFn_BUSY_STS	0	MIF Busy Status.
MIF <i>n</i> _STATUS_1				This bit, when set, indicates that the master interface is executing an I ² C transaction.
	8	MIFn_RX_REQUEST	0	RX Buffer flow control bit
				0 = No data available to read
				1 = Buffer data is available to read
	1	MIFn_TX_REQUEST	0	TX Buffer flow control bit
				0 = TX buffer not available to write
				1 = TX buffer is available to write
Base address +0x182	20:0	MIFn_BYTE_	0x00_	Number of data bytes transferred in current transaction.
MIF <i>n</i> _STATUS_2		COUNT[20:0]	0000	Note that this field is cleared on completion of the I ² C transaction.
Base address +0x184	16	MIFn_DSPCLK_LOW	0	DSPCLK source status.
MIF <i>n</i> _STATUS_3				Indicates whether the DSPCLK frequency is high enough to support the
				requested SCLK rate.
				0 = DSPCLK frequency is ok 1 = DSPCLK frequency is too low
	15:0	MIFn_DSPCLK_FREQ_	0x0000	MIF <i>n</i> Reference Frequency (Read only).
	13.0	STS[15:0]	0,0000	This is the clocking frequency of the MIF <i>n</i> circuit, derived by division of
				DSPCLK. The watchdog timer (WDT) counts at this rate.
				Coded as LSB = 1/64 MHz.
Base address +0x200		MIFn_TX_BYTE4[7:0]	0x00	TX Byte 4
MIF <i>n</i> _TX_1		MIFn_TX_BYTE3[7:0]	0x00	TX Byte 3
		MIFn_TX_BYTE2[7:0]	0x00	TX Byte 2
Base address +0x202		MIFn_TX_BYTE1[7:0]	0x00	TX Byte 1
MIF <i>n</i> _TX_2		MIFn_TX_BYTE8[7:0] MIFn_TX_BYTE7[7:0]	0x00 0x00	TX Byte 8 TX Byte 7
WIIF11_1		MIFn_TX_BYTE6[7:0]	0x00	TX Byte 6
		MIF <i>n</i> _TX_BYTE5[7:0]	0x00	TX Byte 5
Base address +0x204		MIF <i>n</i> TX BYTE12[7:0]	0x00	TX Byte 12
MIFn_TX_3		MIF <i>n</i> _TX_BYTE11[7:0]	0x00	TX Byte 11
		MIF <i>n</i> _TX_BYTE10[7:0]	0x00	TX Byte 10
		MIFn_TX_BYTE9[7:0]	0x00	TX Byte 9
Base address +0x206	31:24	MIFn_TX_BYTE16[7:0]	0x00	TX Byte 16
MIF <i>n</i> _TX_4		MIFn_TX_BYTE15[7:0]	0x00	TX Byte 15
		MIF <i>n</i> _TX_BYTE14[7:0]	0x00	TX Byte 14
		MIF <i>n</i> _TX_BYTE13[7:0]	0x00	TX Byte 13
Base address +0x300		MIFn_RX_BYTE4[7:0]	0x00	RX Byte 4
MIF <i>n</i> _RX_1		MIFn_RX_BYTE3[7:0]	0x00	RX Byte 3
		MIFn_RX_BYTE2[7:0]	0x00	RX Byte 2
Base address +0x302		MIFn_RX_BYTE1[7:0]	0x00	RX Byte 1
MIFn_RX_2		MIFn_RX_BYTE8[7:0] MIFn_RX_BYTE7[7:0]	0x00 0x00	RX Byte 8 RX Byte 7
WIII 11_1\\\4		MIFn_RX_BYTE6[7:0]	0x00	RX Byte 6
		MIF <i>n</i> _RX_BYTE5[7:0]	0x00	RX Byte 5
Base address +0x304		MIF <i>n</i> _RX_BYTE12[7:0]	0x00	RX Byte 12
MIFn_RX_3		MIF <i>n</i> _RX_BYTE11[7:0]	0x00	RX Byte 11
		MIF <i>n</i> _RX_BYTE10[7:0]	0x00	RX Byte 10
		MIFn_RX_BYTE9[7:0]	0x00	RX Byte 9
			•	

Table 4-37.	Master Interface	(MIFn	Control	(Cont.)	١
IUDIC TOI.	master miteriace	(: v : : :	COLLEGE	1 00116.	,

Register Address	Bit	Label	Default	Description
Base address +0x306	31:24	MIF <i>n</i> _RX_BYTE16[7:0]	0x00	RX Byte 16
MIFn_RX_4	23:16	MIFn_RX_BYTE15[7:0]	0x00	RX Byte 15
	15:8	MIF <i>n</i> _RX_BYTE14[7:0]	0x00	RX Byte 14
	7:0	MIF <i>n</i> _RX_BYTE13[7:0]	0x00	RX Byte 13

4.5.2 Event Loggers

The CS47L90 provides eight event log functions, supporting multichannel, edge-sensitive monitoring and recording of internal or external signals.

4.5.2.1 Overview

The event loggers allow status information to be captured from a large number of sources, to be prioritized and acted upon as required. For the purposes of the event loggers, an event is recorded when a logic transition (edge) is detected on a selected signal source.

The logged events are held in a FIFO buffer, which is managed by the application software. A 32-bit time stamp, derived from one of the general-purpose timers, is associated and recorded with each FIFO index, to provide a comprehensive record of the detected events.

Each event logger must be associated with one of the general-purpose timers. The selected timer is the source of time stamp data for any logged events. If DSPCLK is disabled, the timer also provides the clock source for the event logger. (If DSPCLK is enabled, DSPCLK is used as the clock source instead.)

A maximum of one event per cycle of the clock source can be logged. If more than one event occurs within the cycle time, the highest priority (lowest channel number) event is logged at the rising edge of the clock. In this case, any lower priority events is queued, and is logged as soon as no higher priority events are pending. It is possible for recurring events on a high-priority channel to be logged, while low-priority ones remain queued. Note that recurring instances of events that are queued would not be logged.

The event logger can use a slow clock (e.g., 32 kHz), but higher clock frequencies may also be commonly used, depending on the application and use case. The clock frequency determines the maximum possible event logging rate.

4.5.2.2 Event Logger Control

The event logger is enabled by setting EVENTLOGn ENA (where n identifies the respective event logger, 1–8).

The event logger can be reset by writing 1 to EVENTLOG*n*_RST. Executing this function clears all the event logger status flags and clears the contents of the FIFO buffer.

The associated timer (and time-stamp source) is selected using EVENTLOGn_TIME_SEL. Note that the event logger must be disabled (EVENTLOGn_ENA = 0) when selecting the timer source.

4.5.2.3 Input Channel Configuration

The event logger allows up to 16 input channels to be configured for detection and logging. The EVENTLOG*n_CHx_SEL* field selects the applicable input source for each channel (where *x* identifies the channel number, 1 to 16). The polarity selection and debounce options are configured using the EVENTLOG*n_CHx_POL* and EVENTLOG*n_CHx_DB* bits respectively.

The input channels can be enabled or disabled freely, using EVENTLOGn_CHx_ENA, without having to disable the event logger entirely. An input channel must be disabled whenever the associated x_SEL, x_POL, or x_DB fields are written. It is possible to reconfigure input channels while the event logger is enabled, provided the channels being reconfigured are disabled when doing so.

The available input sources include GPIO inputs, external accessory status (jack, mic, sensors), and signals generated by the integrated DSP cores. A list of the valid input sources for the event loggers is provided in Table 4-39. Note that, to log both rising and falling events from any source, two separate input channels must be configured—one for each polarity.



If an input channel is configured for rising edge detection (EVENTLOG*n_CHx_POL = 0*), and the corresponding input signal is asserted (Logic 1) at the time when the event logger is enabled, an event is logged in respect of this initial state. Similarly, if an input channel is configured for falling edge detection, and is deasserted (Logic 0) when the event logger is enabled, a corresponding event is logged. If rising and falling edges are both configured for detection, an event is always logged in respect of the initial condition.

4.5.2.4 FIFO Buffer

Each event (signal transition) that meets the criteria of an enabled channel is written to the 16-stage FIFO buffer. The buffer is filled cyclically, but does not overwrite unread data when full. An error condition occurs if the buffer fills up completely.

Note that the FIFO behavior is not enforced or fully implemented in the device hardware, but assumes that a compatible software implementation is in place. New events are written to the buffer in a cyclic manner, but the data can be read out in any order, if desired. The designed FIFO behavior requires the software to update the read pointer (RPTR) in the intended manner for smooth operation.

The entire contents of the 16-stage FIFO buffer can be accessed directly in the register map. Each FIFO index (y = 0 to 15) comprises the EVENTLOG n_FIFOy_ID (identifying the source signal of the associated log event), the EVENTLOG n_FIFOy_POL (the polarity of the respective event transition), and the EVENTLOG n_FIFOy_TIME field (containing the 32-bit time stamp from the associated timer).

The FIFO buffer is managed using EVENTLOG*n_*FIFO_WPTR and EVENTLOG*n_*FIFO_RPTR. The write pointer (WPTR) field identifies the index location (0 to 15) in which the next event is logged. The read pointer (RPTR) field identifies the index location of the first set of unread data, if any exists. Both of these fields are initialized to 0 when the event logger is reset.

- If RPTR ≠ WPTR, the buffer contains new data. The number of new events is equal to the difference between the two pointer values (WPTR RPTR, allowing for wraparound beyond Index 15). For example, if WPTR = 12 and RPTR = 8, this means that there are four unread data sets in the buffer, at index locations 8, 9, 10, and 11.
 After reading the new data from the buffer, the RPTR value should be incremented by the corresponding amount (e.g., increment by 4, in the example described above). Note that the RPTR value can either be incremented once for each read, or can be incremented in larger steps after a batch read.
- If RPTR = WPTR, the buffer is either empty (0 events) or full (16 events). In this case, the status bits described in Section 4.5.2.5 confirm the current status of the buffer.

4.5.2.5 Status Bits

The EVENTLOG*n*_NOT_EMPTY bit indicates whether the FIFO buffer is empty. When this bit is set, it indicates one or more new sets of data in the FIFO.

The EVENTLOG*n_*WMARK_STS bit indicates when the number of FIFO index locations available for new events reaches a configurable threshold, known as the watermark level. The watermark level is held in the EVENTLOG*n_*FIFO_WMARK field.

The EVENTLOG*n*_FULL bit indicates when the FIFO buffer is full. When this bit is set, it indicates that there are 16 sets of new event data in the FIFO. Note that this does not mean that a buffer overflow condition has occurred, but further events are not logged or indicated until the buffer has been cleared.

Note: Following a buffer full condition, the FIFO operation resumes as soon as the RPTR field has been updated to a new value. Writing the same value to RPTR does not restart the FIFO operation, even if the entire buffer contents have been read. After all of the required data has been read from the buffer, the RPTR value should be set equal to the WPTR value; an intermediate (different) value must also be written to the RPTR field in order to clear the buffer full status and restart the FIFO operation.

4.5.2.6 Interrupts, GPIO, Write Sequencer, and DSP Firmware Control

The control-write sequencer is automatically triggered whenever the NOT_EMPTY status of the event log buffer is asserted. A different control sequence may be configured for each event logger; see Section 4.19 for further details.



The event log status flags are inputs to the interrupt control circuit and can be used to trigger an interrupt event when the respective FIFO condition (full, not empty, or watermark level) occurs; see Section 4.16.

The event log status can be output directly on a GPIO pin as an external indication of the event logger; see Section 4.15 to configure a GPIO pin for this function.

The event log NOT_EMPTY status can also be selected as a start trigger for DSP firmware execution; see Section 4.4.

The NOT_EMPTY status can be used to configure a clock source for the DSP cores when DSPCLK is not enabled. This allows the DSP cores to execute firmware code while DSPCLK is absent, triggered by an event detected on one of the event loggers. See Section 4.4.3.4 for further details.

4.5.2.7 Event Logger Control Registers

The event logger control registers are described in Table 4-38.

Table 4-38. Event Logger (EVENTLOGn) Control

Register Address	Bit	Label	Default	Description
Event Log 1 Base Address = I	R29491	12 (0x4_8000)		
Event Log 2 Base Address = I	R29542	24 (0x4_8200)		
Event Log 3 Base Address = I	R29593	36 (0x4_8400)		
Event Log 4 Base Address = I	R29644	18 (0x4_8600)		
Event Log 5 Base Address = I	R29696	60 (0x4_8800)		
Event Log 6 Base Address = I				
Event Log 7 Base Address = I	R29798	34 (0x4_8C00)		
Event Log 8 Base Address = I	R29849	96 (0x4_8E00)		
base address	8	EVENTLOG <i>n</i> _FLL_AO_	0	Event Log DSP Clock Control
EVENTLOGn_CONTROL		CLKENA		Configures clocking of the DSP cores if DSPCLK is disabled, according to the Event Log FIFO status.
				0 = FIFO status has no effect on DSP clocking
				1 = DSP cores clocked directly from FLL_AO if Event Log <i>n</i> FIFO is not empty
	1	EVENTLOGn_RST	0	Event Log Reset
				Write 1 to reset the status outputs and clear the FIFO buffer.
	0	EVENTLOG <i>n</i> _ENA	0	Event Log Enable
				0 = Disabled
				1 = Enabled
Base address +0x04	1:0	EVENTLOG <i>n_</i> TIMER_	00	Event Log Timer Source Select
EVENTLOG <i>n_</i> TIMER_SEL		SEL[1:0]		00 = Timer 1
				01 = Timer 2
				10 = Timer 3
				11 = Timer 4
				Note that the event log must be disabled when updating this field
Base address +0x0C EVENTLOGn_FIFO_ CONTROL1	3:0	EVENTLOG <i>n_</i> FIFO_ WMARK[3:0]	0x1	Event Log FIFO Watermark. The watermark status output is asserted when the number of FIFO locations available for new events is less than or equal to the FIFO watermark.
				Valid from 0 to 15.



Register Address	Bit	Label	Default	Description
Base address +0x0E EVENTLOGn_FIFO_ POINTER1	18	EVENTLOG <i>n</i> _FULL	0	Event Log FIFO Full Status. This bit, when set, indicates that the FIFO buffer is full. It is cleared when a new value is written to the FIFO read pointer, or when the event log is Reset.
	17	EVENTLOGn_WMARK_STS	0	Event Log FIFO Watermark Status. This bit, when set, indicates that the FIFO space available for new events to be logged is less than or equal to the watermark threshold.
	16	EVENTLOG <i>n</i> _NOT_EMPTY	0	Event Log FIFO Not-Empty Status. This bit, when set, indicates one or more new sets of logged event data in the FIFO.
	11:8	EVENTLOG <i>n_</i> FIFO_ WPTR[3:0]	0x0	Event Log FIFO Write Pointer. Indicates the FIFO index location in which the next event is logged. This is a read-only field.
	3:0	EVENTLOG <i>n_</i> FIFO_ RPTR[3:0]	0x0	Event Log FIFO Read Pointer. Indicates the FIFO index location of the first set of unread data, if any exists. For the intended FIFO behavior, this field must be incremented after the respective data has been read.
Base address +0x20 EVENTLOGn CH ENABLE	15	EVENTLOGn_CH16_ENA	0	Event Log Channel 16 Enable 0 = Disabled, 1 = Enabled
EVENTEGOT_OTT_ENVIOLE	14	EVENTLOG <i>n</i> _CH15_ENA	0	Event Log Channel 15 Enable
	13	EVENTLOG <i>n</i> _CH14_ENA	0	0 = Disabled, 1 = Enabled Event Log Channel 14 Enable
				0 = Disabled, 1 = Enabled
	12	EVENTLOGn_CH13_ENA	0	Event Log Channel 13 Enable
				0 = Disabled, 1 = Enabled
	11	EVENTLOGn_CH12_ENA	0	Event Log Channel 12 Enable
				0 = Disabled, 1 = Enabled
	10	EVENTLOGn_CH11_ENA	0	Event Log Channel 11 Enable
				0 = Disabled, 1 = Enabled
	9	EVENTLOGn_CH10_ENA	0	Event Log Channel 10 Enable
				0 = Disabled, 1 = Enabled
	8	EVENTLOGn_CH9_ENA	0	Event Log Channel 9 Enable
				0 = Disabled, 1 = Enabled
	7	EVENTLOG <i>n</i> _CH8_ENA	0	Event Log Channel 8 Enable 0 = Disabled, 1 = Enabled
	6	EVENTLOGn_CH7_ENA	0	Event Log Channel 7 Enable
				0 = Disabled, 1 = Enabled
	5	EVENTLOGn_CH6_ENA	0	Event Log Channel 6 Enable
				0 = Disabled, 1 = Enabled
	4	EVENTLOGn_CH5_ENA	0	Event Log Channel 5 Enable
				0 = Disabled, 1 = Enabled
	3	EVENTLOGn_CH4_ENA	0	Event Log Channel 4 Enable
				0 = Disabled, 1 = Enabled
	2	EVENTLOGn_CH3_ENA	0	Event Log Channel 3 Enable
				0 = Disabled, 1 = Enabled
	1	EVENTLOGn_CH2_ENA	0	Event Log Channel 2 Enable
		EVENTION OUT END		0 = Disabled, 1 = Enabled
	0	EVENTLOGn_CH1_ENA	0	Event Log Channel 1 Enable
Base address +0x40	15	EVENTI OC n CUA DD	0	0 = Disabled, 1 = Enabled
	15	EVENTLOG <i>n</i> _CH1_DB	0	Event Log Channel 1 debounce
EVENTLOG <i>n</i> _CH1_DEFINE				0 = Disabled, 1 = Enabled
	14	EVENTLOG <i>n</i> _CH1_POL	0	Note that channel must be disabled when updating this field Event Log Channel 1 polarity
	14	LVENTLOGI_CHT_POL	U	0 = Rising edge triggered, 1 = Falling edge triggered
				Note that channel must be disabled when updating this field
	8:0	EVENTLOGn_CH1_SEL[8:0]	0x000	Event Log Channel 1 source 1
	0.0	[0,000	Note that channel must be disabled when updating this field
			<u> </u>	mote that channel must be disabled when updating this field



Register Address	Bit	Label	Default	• • • • • • • • • • • • • • • • • • •
Base address +0x42	15	EVENTLOGn_CH2_DB	0	Event Log Channel 2 debounce
EVENTLOG <i>n</i> _CH2_DEFINE				0 = Disabled, 1 = Enabled
				Note that channel must be disabled when updating this field
	14	EVENTLOGn_CH2_POL	0	Event Log Channel 2 polarity
				0 = Rising edge triggered, 1 = Falling edge triggered
				Note that channel must be disabled when updating this field
	8:0	EVENTLOGn_CH2_SEL[8:0]	0x000	Event Log Channel 2 source 1
				Field description is as above.
Base address +0x44	15	EVENTLOGn_CH3_DB	0	Event Log Channel 3 debounce
EVENTLOG <i>n</i> CH3 DEFINE				0 = Disabled, 1 = Enabled
				Note that channel must be disabled when updating this field
	14	EVENTLOGn_CH3_POL	0	Event Log Channel 3 polarity
	17	EVENTEGG/1_G/13_1 GE		0 = Rising edge triggered, 1 = Falling edge triggered
				Note that channel must be disabled when updating this field
	0.0	EVENTLOGn_CH3_SEL[8:0]	0x000	
	8:0	EVENTLOGII_CH3_SEL[6.0]	UXUUU	Event Log Channel 3 source 1
Daga address 10v46	4.5	EVENTLOC - CHA DR	0	Field description is as above.
Base address +0x46	15	EVENTLOGn_CH4_DB	0	Event Log Channel 4 debounce
EVENTLOG <i>n</i> _CH4_DEFINE				0 = Disabled, 1 = Enabled
				Note that channel must be disabled when updating this field
	14	EVENTLOGn_CH4_POL	0	Event Log Channel 4 polarity
				0 = Rising edge triggered, 1 = Falling edge triggered
				Note that channel must be disabled when updating this field
	8:0	EVENTLOGn_CH4_SEL[8:0]	0x000	Event Log Channel 4 source 1
				Field description is as above.
Base address +0x48	15	EVENTLOG <i>n_</i> CH5_DB	0	Event Log Channel 5 debounce
EVENTLOG <i>n</i> _CH5_DEFINE				0 = Disabled, 1 = Enabled
				Note that channel must be disabled when updating this field
	14	EVENTLOGn_CH5_POL	0	Event Log Channel 5 polarity
				0 = Rising edge triggered, 1 = Falling edge triggered
				Note that channel must be disabled when updating this field
	8:0	EVENTLOGn_CH5_SEL[8:0]	0x000	Event Log Channel 5 source 1
				Field description is as above.
Base address +0x4A	15	EVENTLOGn_CH6_DB	0	Event Log Channel 6 debounce
EVENTLOGn_CH6_DEFINE				0 = Disabled, 1 = Enabled
				Note that channel must be disabled when updating this field
	14	EVENTLOGn CH6 POL	0	Event Log Channel 6 polarity
				0 = Rising edge triggered, 1 = Falling edge triggered
				Note that channel must be disabled when updating this field
	8:0	EVENTLOGn CH6_SEL[8:0]	0x000	
	0.0	2 1 2 1 1 2 3 1 2 1 1 2 2 2 2 2 2 2 3 3 3 3	OXOOO	Field description is as above.
Base address +0x4C	15	EVENTLOG <i>n_</i> CH7_DB	0	Event Log Channel 7 debounce
EVENTLOG <i>n</i> _CH7_DEFINE	13	LVENTEGGII_GIII_DB	0	0 = Disabled, 1 = Enabled
EVENTEOGII_CITI_DEI INE				Note that channel must be disabled when updating this field
	4.4	EVENTLOG » CUZ DOL	0	. •
	14	EVENTLOGn_CH7_POL	0	Event Log Channel 7 polarity
				0 = Rising edge triggered, 1 = Falling edge triggered
	0.0	E) (E) IT OF 15 OF	0.000	Note that channel must be disabled when updating this field
	8:0	EVENTLOGn_CH7_SEL[8:0]	0x000	Event Log Channel 7 source 1
				Field description is as above.
Base address +0x4E	15	EVENTLOG <i>n</i> _CH8_DB	0	Event Log Channel 8 debounce
EVENTLOG <i>n</i> _CH8_DEFINE				0 = Disabled, 1 = Enabled
				Note that channel must be disabled when updating this field
	14	EVENTLOGn_CH8_POL	0	Event Log Channel 8 polarity
				0 = Rising edge triggered, 1 = Falling edge triggered
				Note that channel must be disabled when updating this field
	8:0	EVENTLOGn_CH8_SEL[8:0]	0x000	Event Log Channel 8 source 1
				Field description is as above.
		1		1



Base address +0x50 EVENTLOGn_CH9_DEFINE 15	Register Address	Bit	Label	Default	Description
Note that channel must be disabled when updating this field	Base address +0x50	15	EVENTLOGn_CH9_DB	0	<u> </u>
14 EVENTLOG_CH9_POL	EVENTLOGn_CH9_DEFINE				0 = Disabled, 1 = Enabled
14 EVENTLOG_CH9_POL					Note that channel must be disabled when updating this field
Note that channel must be disabled when updating this field		14	EVENTLOGn_CH9_POL	0	
Note that channel must be disabled when updating this field					0 = Rising edge triggered, 1 = Falling edge triggered
Base address +0x52 EVENTLOGn_CH10_DB EVENTLOGn_CH10_DB Event Log Channel 1 source 1 Field description is as above.					
Base address +0x52 EVENTLOGn_CH10_DB 15 EVENTLOGn_CH10_DB 0 EVENTLOG horder of the stable of the s		8:0	EVENTLOGn CH9 SEL[8:0]	0x000	
Base address +0x52 EVENTLOG_CH10_D DEFINE 14 EVENTLOG_CH10_DD 0 Event Log Channel 10 debounce 0 - Disabled, 1 = Enabled Note that channel must be disabled when updating this field 0 Event Log Channel 10 source 1 Falling edge triggered Note that channel must be disabled when updating this field 8:0 EVENTLOG_CH10_SEL[8:0] 0x000 Event Log Channel 10 source 1 Field description is as above. Base address +0x54 EVENTLOG_CH11_DB 15 EVENTLOG_CH11_DB 0 Event Log Channel 11 debounce 0 - Disabled, 1 = Enabled Note that channel must be disabled when updating this field 14 EVENTLOG_CH11_POL 0 Event Log Channel 11 debounce 0 - Disabled, 1 = Enabled Note that channel must be disabled when updating this field 14 EVENTLOG_CH11_POL 0 Event Log Channel 11 polarity 0 = Rising edge triggered 1 = Falling edge triggered Note that channel must be disabled when updating this field 15 EVENTLOG_CH12_DB 0 Event Log Channel 11 source 1 Field description is as above. 16 EVENTLOG_CH12_DB 0 Event Log Channel 12 debounce 0 = Disabled, 1 = Enabled Note that channel must be disabled when updating this field 16 EVENTLOG_CH12_DB 17 EVENTLOG_CH12_DB 18 EVENTLOG_CH12_DB 19 EVENTLOG_CH12_DB 10 EVENT Log Channel 12 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 18 EVENTLOG_CH13_DB 19 EVENT LOG_CH13_DB 10 EVENT LOG_CH13_DB 10 EVENT LOG_CH13_DB 10 EVENT LOG_CH13_DB 11 EVENTLOG_CH13_DB 12 EVENT LOG_CH13_DB 13 EVENT LOG_CH13_DB 14 EVENTLOG_CH13_DB 15 EVENT LOG_CH13_DB 16 EVENT LOG_CH13_DB 16 EVENT LOG_CH13_DB 17 Event Log Channel 13 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 14 EVENTLOG_CH13_DB 15 EVENT LOG_CH14_DB 16 EVENT LOG_CH14_DB 17 Event Log Channel 13 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 19 EVENT LOG_CH14_DB 10 EVENT LOG_CH14_DB 10 EVENT LOG_CH15_DB 10 EVENT LOG_CH15_DB 10 EVENT LOG_CH15_DB 10 EVENT LOG_CH15					
DEFINE 14 EVENTLOGn_CH10_POL 0 Event Log Channel 10 polarity 0 = Rising edge triggered, 1 = Falling edge triggered 1 =	Base address +0x52	15	EVENTLOGn CH10 DB	0	·
Note that channel must be disabled when updating this field					_
14 EVENTLOGn_CH10_POL 0 Event Log Channel 10 polarity 0 = Rising edge triggered, 1 = Falling edge triggered 2 = Falling edge triggered 3 = Falling	DEFINE				
Second colors Second colors		14	EVENTLOGn CH10 POL	0	
Note that channel must be disabled when updating this field					, ,
Base address +0x54					
Base address +0x54 EVENTLOGn_CH11_DB DEFINE 15		8:0	EVENTLOGn CH10 SEL[8:0]	0x000	
Base address +0x54 EVENTLOGn_CH11_DB 14 EVENTLOGn_CH11_POL 25 EVENTLOGn_CH11_POL 26 EVENTLOGn_CH11_POL 27 EVENTLOGn_CH11_POL 38 EVENTLOGn_CH11_SEL[8:0] 38 EVENTLOGn_CH11_SEL[8:0] 30 EVENTLOGn_CH11_SEL[8:0] 30 EVENTLOGn_CH12_DB 48 EVENTLOGn_CH12_DB 49 EVENTLOGn_CH12_DB 40 EVENTLOGn_CH12_DB 41 EVENTLOGn_CH12_DB 42 EVENTLOGn_CH12_DB 43 EVENTLOGn_CH12_DB 44 EVENTLOGn_CH12_POL 45 EVENTLOGn_CH12_POL 46 EVENTLOGn_CH12_POL 47 EVENTLOGn_CH12_POL 48 EVENTLOGn_CH12_SEL[8:0] 48 EVENTLOGn_CH12_SEL[8:0] 49 EVENTLOGn_CH13_DB 40 EVENTLOGn_CH13_DB 41 EVENTLOGn_CH13_DB 42 EVENTLOGn_CH13_DB 43 EVENTLOGn_CH13_DB 44 EVENTLOGn_CH13_DB 45 EVENTLOGn_CH13_DB 46 EVENTLOGn_CH13_DB 47 EVENTLOGn_CH13_DB 48 EVENTLOGn_CH13_DB 49 EVENTLOGn_CH13_DB 40 EVENTLOGn_CH13_DB 40 EVENTLOGn_CH13_DB 41 EVENTLOGn_CH13_DB 42 EVENTLOGn_CH13_DB 43 EVENTLOGn_CH13_DB 44 EVENTLOGn_CH13_DB 45 EVENTLOGn_CH13_DB 46 EVENTLOGn_CH13_DB 47 EVENTLOGn_CH13_DB 48 EVENTLOGn_CH13_DB 49 EVENTLOGn_CH13_DB 40 EVENTLOGn_CH13_DB 40 EVENTLOGn_CH13_DB 40 EVENTLOGn_CH13_DB 41 EVENTLOGn_CH13_DB 42 EVENTLOGn_CH13_DB 43 EVENTLOGn_CH13_DB 44 EVENTLOGn_CH13_DB 45 EVENTLOGn_CH13_DB 46 EVENTLOGn_CH13_DB 47 EVENTLOGn_CH13_DB 48 EVENTLOGn_CH13_DB 49 EVENTLOGn_CH13_DB 40 EVENTLOGn_CH13_DB 40 EVENTLOGn_CH13_DB 41 EVENTLOGn_CH13_DB 41 EVENTLOGn_CH13_DB 42 EVENTLOGn_CH13_DB 43 EVENTLOGn_CH13_DB 44 EVENTLOGn_CH13_DB 45 EVENTLOGn_CH13_DB 46 EVENTLOGn_CH13_DB 47 EVENTLOGn_CH13_DB 48 EVENTLOGn_CH13_DB 49 EVENTLOGn_CH13_DB 40 EVENTLOGn_CH14_DB 50 EVENTLOGn_CH14_DB 50 EVENTLOGn_CH14_DB 60 EVENTLOGn_CH14_DB 61 EVENTLOGn_CH14_DB 62 EVENTLOGn_CH14_DB 63 EVENTLOGn_CH14_DB 64 EVENTLOGn_CH14_DB 65 EVENTLOGn_CH14_DB 65 EVENTLOGn_CH14_DB 66 EVENTLOGn_CH14_DB 67 EVENTLOGn_CH14_DB 68 EVENTLOGn_CH14_DB 69 EVENTLOGn_CH14_DB 60 EVENTLOGn		0.0		o x o o o	•
DEFINE 14 EVENTLOGn_CH11_POL 0 Event Log Channel 17 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Event Log Channel 17 source 1 Field description is as above.	Base address +0x54	15	EVENTLOG <i>n</i> CH11 DB	0	
Note that channel must be disabled when updating this field					
14 EVENTLOGn_CH11_POL 0 Event Log Channel 11 polarity 0 = Rising edge triggered, 1 = Falling edge triggered 15 EVENTLOGn_CH12_DB 0 Event Log Channel 11 source 1 Field description is as above.	DEFINE				·
Base address +0x58 EVENTLOGn_CH12_SEL[8:0] 0x000 Event Log Channel 11 source 1 Field description is as above. EVENTLOGn_CH12_POL 8:0 EVENTLOGn_CH12_DB 14 EVENTLOGn_CH12_POL 8:0 EVENTLOGn_CH12_POL 15 EVENTLOGn_CH12_POL 16 EVENTLOGn_CH12_POL 17 EVENTLOGn_CH12_POL 18 EVENTLOGn_CH12_POL 19 EVENTLOGn_CH12_SEL[8:0] 0x000 Event Log Channel 12 debounce 0 = Disabled, 1 = Enabled Note that channel must be disabled when updating this field EVENTLOGn_CH12_POL 16 EVENTLOGn_CH12_SEL[8:0] 0x000 Event Log Channel 12 oxorce 1 Field description is as above. 17 Event Log Channel 12 oxorce 1 Field description is as above. 18 EVENTLOGn_CH12_SEL[8:0] 0x000 Event Log Channel 13 event Log Channel Log Chan		14	EVENTLOGA CH11 POL	0	
Note that channel must be disabled when updating this field					, ,
Base address +0x56 EVENTLOGn_CH12_DB DEFINE Base address +0x56 EVENTLOGn_CH12_DB 15 EVENTLOGn_CH12_DB 16 EVENTLOGn_CH12_DB 17 EVENTLOGn_CH12_DB 18 EVENTLOGn_CH12_DB 19 EVENTLOGn_CH12_DB 10 EVENTLOGn_CH12_DB 11 EVENTLOGn_CH12_POL 11 EVENTLOGn_CH12_POL 11 EVENTLOGn_CH12_POL 12 EVENTLOGn_CH12_POL 13 EVENTLOGn_CH12_SEL[8:0] 14 EVENTLOGn_CH12_SEL[8:0] 15 EVENTLOGn_CH13_DB 16 EVENTLOGn_CH13_DB 17 EVENTLOGn_CH13_DB 18 EVENTLOGn_CH13_DB 19 EVENTLOGn_CH13_DB 10 EVENTLOGn_CH13_POL 11 EVENTLOGn_CH13_POL 12 EVENTLOGn_CH13_POL 13 EVENTLOGn_CH13_POL 14 EVENTLOGn_CH13_POL 15 EVENTLOGn_CH13_POL 16 EVENTLOGn_CH13_POL 17 EVENTLOGn_CH13_SEL[8:0] 18:0 EVENTLOGn_CH13_SEL[8:0] 18:0 EVENTLOGn_CH14_DB 19 EVENTLOGn_CH14_DB 10 EVENTLOGn_CH14_DB 11 EVENTLOGn_CH14_POL 12 EVENTLOGn_CH14_POL 13 EVENTLOGn_CH14_POL 14 EVENTLOGn_CH14_SEL[8:0] 15 EVENTLOGn_CH14_SEL[8:0] 16 EVENTLOGn_CH14_SEL[8:0] 17 EVENTLOGn_CH14_SEL[8:0] 18:0 EVENTLOGn_CH15_DEFINE 19 EVENTLOGn_CH15_DEFINE 10 EVENTLOGn_CH15_POL 11 EVENTLOGn_CH15_POL 12 EVENTLOGn_CH15_POL 13 EVENTLOGn_CH15_POL 14 EVENTLOGn_CH15_POL 15 EVENTLOGn_CH15_POL 16 EVENTLOGn_CH15_POL 17 EVENTLOGn_CH15_POL 18:ing edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field EVENTLOGn_CH15_POL 15 EVENTLOGn_CH15_POL 16 EVENTLOGn_CH15_POL 17 EVENTLOGn_CH15_POL 18:ing edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Note that channel					
Field description is as above. EVENTLOG_CH12_DB 15 EVENTLOG_CH12_DB 16 EVENTLOG_CH12_DB 17 EVENTLOG_CH12_DB 18 EVENTLOG_CH12_POL 19 EVENTLOG_CH12_POL 10 EVENTLOG_CH12_POL 11 EVENTLOG_CH12_POL 10 EVENTLOG_CH112_POL 11 EVENTLOG_CH12_SEL[8:0] EVENTLOG_CH12_SEL[8:0] EVENTLOG_CH13_DB 15 EVENTLOG_CH13_DB 16 EVENTLOG_CH13_DB 17 EVENTLOG_CH13_DB 18 EVENTLOG_CH13_POL 19 EVENTLOG_CH13_POL 10 EVENTLOG_CH13_POL 11 EVENTLOG_CH13_POL 12 EVENTLOG_CH13_POL 13 EVENTLOG_CH13_POL 14 EVENTLOG_CH13_POL 15 EVENTLOG_CH13_SEL[8:0] EVENTLOG_CH13_SEL[8:0] EVENTLOG_CH13_SEL[8:0] EVENTLOG_CH14_DB 16 EVENTLOG_CH14_DB 17 EVENTLOG_CH14_DB 18 EVENTLOG_CH14_POL DEFINE 19 EVENTLOG_CH14_POL 10 EVENTLOG_CH14_POL 11 EVENTLOG_CH14_POL 12 EVENTLOG_CH14_SEL[8:0] EVENTLOG_CH14_SEL[8:0] EVENTLOG_CH15_DEFINE 15 EVENTLOG_CH15_POL 16 EVENTLOG_CH15_POL 17 EVENTLOG_CH15_POL 18 EVENTLOG_CH15_POL 19 EVENTLOG_CH15_POL 10 EVENTLOG_CHNNel 15 Belounce 10 EVENTLOG_CHNNel 14 Source 1 Field description is as above. Event Log Channel 13 source 1 Field description is as above. Event Log Channel 14 debounce 16 17 EVENTLOG_CH14_DB 17 EVENTLOG_CH14_POL 18 EVENTLOG_CH14_POL 19 Event Log Channel 14 Polarity 10 Existing edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field EVENTLOG_CH15_DEFINE 17 EVENTLOG_CH15_POL 18 EVENTLOG_CH15_POL 19 Event Log Channel 15 belounce 10 Event Log Channel 15 belounce 10 Event Log Channel 15 belounce 11 EVENTLOG_CH15_POL 12 Event Log Channel 15 belounce 13 Event Log Channel 15 belounce 14 EVENTLOG_CH15_POL 15 Event Log Channel 15 belounce 16 Event Log Channel 15 belounce 17 Even		8.0	EVENTLOGA CH11 SEL[8:0]	02000	
Base address +0x56 EVENTLOGn_CH12_DB 15 EVENTLOGn_CH12_DB 14 EVENTLOGn_CH12_POL 15 EVENTLOGn_CH12_POL 16 EVENTLOGn_CH12_POL 17 EVENTLOGn_CH12_POL 18 EVENTLOGn_CH12_POL 19 EVENTLOGn_CH12_POL 10 Event Log Channel 12 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field Event Log Channel 12 source 1 Field description is as above. 15 EVENTLOGn_CH13_DB 15 EVENTLOGn_CH13_DB 16 EVENTLOGn_CH13_POL 17 EVENTLOGn_CH13_POL 18 EVENTLOGn_CH13_POL 19 EVENTLOGn_CH13_POL 10 Event Log Channel 13 debounce 0 = Disabled, 1 = Enabled Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Rescription is as above. 15 EVENTLOGn_CH13_SEL[8:0] 16 EVENTLOGn_CH13_SEL[8:0] 17 EVENTLOGn_CH14_DB 18 EVENTLOGn_CH14_DB 19 EVENTLOGn_CH14_DB 10 EVENTLOGn_CH14_POL 11 EVENTLOGn_CH14_POL 12 EVENTLOGn_CH14_POL 13 EVENTLOGn_CH14_POL 14 EVENTLOGn_CH14_SEL[8:0] 15 EVENTLOGn_CH14_SEL[8:0] 16 EVENTLOGn_CH15_DB 17 EVENTLOGn_CH15_DB 18 EVENTLOGn_CH15_DB 19 EVENTLOGn_CH15_DB 10 EVENTLOG CH116_DB 11 EVENTLOGn_CH15_DB 12 EVENTLOGn_CH15_DB 13 EVENTLOGn_CH15_DB 14 EVENTLOGn_CH15_DB 15 EVENTLOGn_CH15_DB 16 EVENTLOG CH16_DB 17 EVENTLOG CH16_DB 18 EVENTLOG CH16_DB 19 EVENTLOG CH16_DB 10 EVENTLOG CH16_DB 11 EVENTLOG CH16_DB 11 EVENTLOG CH16_DB 12 EVENTLOG CH16_DB 13 EVENTLOG CH16_DB 14 EVENTLOG CH16_DB 15 EVENTLOG CH16_DB 16 EVENTLOG CH16_DB 17 EVENTLOG CH16_DB 18 EVENTLOG CH16_DB 19 EVENTLOG CH16_DB 10 EVENTLOG CH16_DB 10 EVENTLOG CH16_DB 11 EVENTLOG CH16_DB 11 EVENTLOG CH16_DB 11 EVENTLOG CH16_DB 12 EVENTLOG CH16_DB 13 EVENTLOG CH16_DB 14 EVENTLOG CH16_DB 15 EVENTLOG CH16_DB 16 EVENTLOG CH16_DB 17 EVENTLOG CH16_DB 18 EVENTLOG CH16_DB 19 EVENTLOG CH16_DB 10 EVENTLO		0.0		0,000	•
DEFINE DEFINE	Pass address ±0v56	15	EVENTI OCA CH12 DB	0	·
DEFINE 14 EVENTLOGn_CH12_POL 0 Event Log Channel 12 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field EVENTLOGn_CH12_SEL[8:0] 0x000 Event Log Channel 12 source 1 Field description is as above. EventLog Channel 13 debounce 0 = Disabled, 1 = Enabled Note that channel must be disabled when updating this field EVENTLOGn_CH13_DB 0 Event Log Channel 13 debounce 0 = Disabled, 1 = Enabled Note that channel must be disabled when updating this field EVENTLOGn_CH13_POL 0 Event Log Channel 13 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 8:0 EVENTLOGn_CH13_SEL[8:0] 0x000 Event Log Channel 13 source 1 Field description is as above. Event Log Channel 13 source 1 Field description is as above. Event Log Channel 14 debounce 0 = Disabled, 1 = Enabled Note that channel must be disabled when updating this field EVENTLOGn_CH14_DB 0 Event Log Channel 14 debounce 0 = Disabled, 1 = Enabled Note that channel must be disabled when updating this field EVENTLOGn_CH14_POL 0 Event Log Channel 14 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field EVENTLOGn_CH14_SEL[8:0] 0x000 Event Log Channel 14 polarity 0 = Rising edge triggered, 1 = Falling edge triggered EVENTLOGn_CH15_DE EVENTLOGn_CH15_POL 0 Event Log Channel 15 debounce 0 = Disabled, 1 = Enabled		15	EVENTLOGII_CHTZ_DB	0	_
14 EVENTLOGn_CH12_POL 0 Event Log Channel 12 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field EVENTLOGn_CH12_SEL[8:0] 0x000 Event Log Channel 12 source 1 Field description is as above. Base address +0x58 EVENTLOGn_CH13_DB 0 Event Log Channel 13 debounce 0 = Disabled, 1 = Enabled Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field exerciption is as above. Base address +0x5A EVENTLOGn_CH13_POL 0 Event Log Channel 13 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field exerciption is as above. Base address +0x5A EVENTLOGn_CH13_SEL[8:0] 0x000 Event Log Channel 13 source 1 Field description is as above. Base address +0x5A EVENTLOGn_CH14_DB 0 Event Log Channel 13 debounce 0 = Disabled, 1 = Exerciption is as above. Base address +0x5A EVENTLOGn_CH14_POL 0 Event Log Channel 14 debounce 0 = Disabled, 1 = Falling edge triggered Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field 8:0 EVENTLOGn_CH14_SEL[8:0] 0x000 Event Log Channel 14 source 1 Field description is as above. Base address +0x5C EVENTLOGn_CH15_DB 0 Event Log Channel 15 debounce 0 = Disabled, 1 = Enabled Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Note that channel must be dis					
Base address +0x5A EVENTLOGn_CH12_SEL[8:0] 0x000 Event Log Channel 12 source 1 Field description is as above. Base address +0x5A EVENTLOGn_CH13_DB 0 Event Log Channel 13 debounce 0 = Disabled, 1 = Enabled Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Sevent Log Channel 13 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field Event Log Channel 13 source 1 Field description is as above. Base address +0x5A EVENTLOGn_CH13_SEL[8:0] 0x000 Event Log Channel 13 source 1 Field description is as above. Base address +0x5A EVENTLOGn_CH14_DB 0 Event Log Channel 14 debounce 0 = Disabled, 1 = Enabled Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Event Log Channel 14 source 1 Field description is as above. Base address +0x5C EVENTLOGn_CH14_SEL[8:0] 0x000 Event Log Channel 14 source 1 Field description is as above. Base address +0x5C EVENTLOGn_CH15_DB 0 Event Log Channel 15 debounce 0 = Disabled, 1 = Enabled Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Event Log Channel 15 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Event Log Channel 15 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field Note that channel must be disab	5E. 114E	11	EVENTLOCA CH12 DOL	_	
Note that channel must be disabled when updating this field EVENTLOGn_CH12_SEL[8:0] 0x000		14	EVENTLOGII_CHT2_POL	U	
Base address +0x58 EVENTLOGn_CH13_DE Base address +0x58 EVENTLOGn_CH13_DE Base address +0x5A EVENTLOGn_CH14_DE Base address +0x5A EVENTLOGn_CH14_DE Base address +0x5A EVENTLOGn_CH14_DE Base address +0x5A EVENTLOGn_CH15_DEFINE Base address +0x5A EVENTLOGn_CH15_DEFINE Base address +0x5A EVENTLOGn_CH15_DEFINE Base address +0x5A EVENTLOGn_CH15_DEFINE Base address +0x5A Base address +0x5A EVENTLOGn_CH15_DEFINE Base address +0x5A Base address +0x5C Base address					
Field description is as above. Base address +0x58 EVENTLOG_CH13_DB 15 EVENTLOG_CH13_DB 16 EVENTLOG_CH13_DB 17 EVENTLOG_CH13_DB 18 EVENTLOG_CH13_DB 19 EVENTLOG_CH13_DB 10 EVENTLOG_CH13_POL 11 EVENTLOG_CH13_POL 11 EVENTLOG_CH13_POL 12 EVENTLOG_CH13_SEL[8:0] 13 EVENTLOG_CH13_SEL[8:0] 14 EVENTLOG_CH13_SEL[8:0] 15 EVENTLOG_CH13_SEL[8:0] 16 EVENTLOG_CH14_DB 17 EVENTLOG_CH14_DB 18 EVENTLOG_CH14_DB 19 EVENTLOG_CH14_POL 10 EVENTLOG_CH14_POL 11 EVENTLOG_CH14_POL 12 EVENTLOG_CH14_SEL[8:0] 13 EVENTLOG_CH14_SEL[8:0] 14 EVENTLOG_CH14_SEL[8:0] 15 EVENTLOG_CH14_SEL[8:0] 16 EVENTLOG_CH15_DB 17 EVENTLOG_CH15_DB 18 EVENTLOG_CH15_POL 19 EVENTLOG_CH15_POL 10 EVENTLOG_CH115_POL 11 EVENTLOG_CH15_POL 12 EVENTLOG_CH15_POL 13 EVENTLOG_CH15_SEL[8:0] 14 EVENTLOG_CH15_SEL[8:0] 15 EVENTLOG_CH15_SEL[8:0] 16 EVENTLOG_CH15_SEL[8:0] 17 EVENTLOG_CH15_SEL[8:0] 18 EVENTLOG_CH15_SEL[8:0] 19 EVENTLOG_CH15_SEL[8:0] 10 Event Log Channel 15 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 14 EVENTLOG_CH15_POL 15 EVENTLOG_CH15_POL 16 EVENTLOG_CH15_POL 17 EVENTLOG_CH15_POL 18 EVENTLOG_CH15_POL 19 EVENTLOG_CH15_SEL[8:0] 10 Event Log Channel 15 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 14 EVENTLOG_CH15_POL 15 EVENTLOG_CH15_POL 16 EVENTLOG_CH15_POL 17 EVENTLOG_CH15_POL 18 EVENTLOG_CH15_POL 19 EVENTLOG_CH15_SEL[8:0] 19 EVENTLOG_CH15_SEL[8:0] 19 EVENTLOG_CH15_SEL[8:0] 19 EVENTLOG_CH15_SOL EV		0.0	EVENTLOC - CHAR CELION	0,,000	
Base address +0x58 EVENTLOGn_CH13_DB 15		8.0	EVENTLOGII_CHTZ_SEL[8.0]	UXUUU	_
DEFINE Comparison of the properties of the pr	Dage address 10v50	4.5	EVENTLOC » CHA2 DD	_	
DEFINE 14 EVENTLOG_CH13_POL 0 Event Log Channel 13 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 8:0 EVENTLOG_CH13_SEL[8:0] 0x000 Event Log Channel 13 source 1 Field description is as above. EVENTLOG_CH14_DB 0 Event Log Channel 14 debounce 0 = Disabled, 1 = Enabled Note that channel must be disabled when updating this field EVENTLOG_CH14_POL 0 Event Log Channel 14 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 8:0 EVENTLOG_CH14_SEL[8:0] 0x000 Event Log Channel 14 source 1 Field description is as above. EVENTLOG_CH15_DEFINE 15 EVENTLOG_CH15_DB 0 Event Log Channel 15 debounce 0 = Disabled, 1 = Enabled Note that channel must be disabled when updating this field EVENTLOG_CH15_POL 0 Event Log Channel 15 debounce 0 = Disabled, 1 = Enabled Note that channel must be disabled when updating this field EVENTLOG_CH15_POL 0 Event Log Channel 15 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field EVENTLOG_CH15_SEL[8:0] 0x000 Event Log Channel 15 source 1		15	EVENTLOGII_CHT3_DB	U	, and the second
14 EVENTLOGn_CH13_POL 0 Event Log Channel 13 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 8:0 EVENTLOGn_CH13_SEL[8:0] 0x000 Event Log Channel 13 source 1 Field description is as above.	DEFINE				,
Base address +0x5A EVENTLOGn_CH14_POL Base address +0x5C EVENTLOGn_CH14_SEL[8:0] Base address +0x5C Base ad	DEI IIVE	4.4	EVENTI OC., CHAS DOL	_	
Note that channel must be disabled when updating this field 8:0 EVENTLOG_CH13_SEL[8:0] 0x000 Event Log Channel 13 source 1 Field description is as above. Base address +0x5A EVENTLOG_CH14_DB 15 EVENTLOG_CH14_DB 16 EVENTLOG_CH14_DB 17 EVENTLOG_CH14_POL 18 EVENTLOG_CH14_POL 19 Event Log Channel 14 debounce 0 = Disabled, 1 = Enabled Note that channel must be disabled when updating this field 19 Event Log Channel 14 polarity 10 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 19 EVENTLOG_CH14_SEL[8:0] 0x000 Event Log Channel 14 source 1 Field description is as above. 10 Event Log Channel 15 debounce 11 EVENTLOG_CH15_DB 12 EVENTLOG_CH15_DB 13 EVENTLOG_CH15_POL 14 EVENTLOG_CH15_POL 15 EVENTLOG_CH15_POL 16 EVENTLOG_CH15_POL 17 Event Log Channel 15 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 10 Event Log Channel 15 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 19 EVENTLOG_CH15_POL 10 Event Log Channel 15 polarity 10 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 19 EVENTLOG_CH15_SEL[8:0] 0x000 Event Log Channel 15 source 1		14	EVENTLOGN_CH13_POL	U	
8:0 EVENTLOG_CH13_SEL[8:0] 0x000 Event Log Channel 13 source 1 Field description is as above. Base address +0x5A EVENTLOG_CH14_DB 15 EVENTLOG_CH14_DB 16 EVENTLOG_CH14_DB 17 EVENTLOG_CH14_DB 18 EVENTLOG_CH14_POL 19 Event Log Channel 14 debounce 0 = Disabled, 1 = Enabled Note that channel must be disabled when updating this field 19 EVENTLOG_CH14_POL 10 Event Log Channel 14 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 10 Event Log Channel 14 source 1 Field description is as above. 11 EVENTLOG_CH14_SEL[8:0] 0x000 Event Log Channel 15 debounce 0 = Disabled, 1 = Enabled Note that channel must be disabled when updating this field 10 Event Log Channel 15 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 11 EVENTLOG_CH15_POL 12 EVENTLOG_CH15_POL 0 Event Log Channel 15 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 11 EVENTLOG_CH15_SEL[8:0] 0x000 Event Log Channel 15 source 1					l.,,
Field description is as above. Base address +0x5A EVENTLOGn_CH14_DE DEFINE 15 EVENTLOGn_CH14_DB 0 Event Log Channel 14 debounce 0 = Disabled, 1 = Enabled Note that channel must be disabled when updating this field 14 EVENTLOGn_CH14_POL 0 Event Log Channel 14 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 8:0 EVENTLOGn_CH14_SEL[8:0] 0x000 Event Log Channel 14 source 1 Field description is as above. Base address +0x5C EVENTLOGn_CH15_DB 0 Event Log Channel 15 debounce 0 = Disabled, 1 = Enabled Note that channel must be disabled when updating this field 14 EVENTLOGn_CH15_POL 0 Event Log Channel 15 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 8:0 EVENTLOGn_CH15_SEL[8:0] 0x000 Event Log Channel 15 source 1		0.0	EVENTION OLIVO OFFICION	0.000	
Base address +0x5A EVENTLOGn_CH14_DE 15		8:0	EVENTLOGN_CH13_SEL[8:0]	UXUUU	_
DEFINE 14 EVENTLOG_CH14_POL 0 Event Log Channel 14 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 8:0 EVENTLOG_CH14_SEL[8:0] 0x000 Event Log Channel 14 source 1 Field description is as above.	D	45	EVENTION OUT A DD		·
DEFINE Note that channel must be disabled when updating this field		15	EVENTLOGN_CH14_DB	U	_
14 EVENTLOGn_CH14_POL 0 Event Log Channel 14 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 8:0 EVENTLOGn_CH14_SEL[8:0] 0x000 Event Log Channel 14 source 1 Field description is as above. Base address +0x5C EVENTLOGn_CH15_DB 0 Event Log Channel 15 debounce 0 = Disabled, 1 = Enabled Note that channel must be disabled when updating this field Note that channel must be disabled when updating this field 8:0 EVENTLOGn_CH15_POL 0 Event Log Channel 15 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 8:0 EVENTLOGn_CH15_SEL[8:0] 0x000 Event Log Channel 15 source 1					
0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 8:0 EVENTLOGn_CH14_SEL[8:0] 0x000 Event Log Channel 14 source 1 Field description is as above. 8:0 EVENTLOGn_CH15x_DB 0 Event Log Channel 15 debounce 0 = Disabled, 1 = Enabled Note that channel must be disabled when updating this field 14 EVENTLOGn_CH15_POL 0 Event Log Channel 15 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 8:0 EVENTLOGn_CH15_SEL[8:0] 0x000 Event Log Channel 15 source 1	DEFINE				
Note that channel must be disabled when updating this field 8:0 EVENTLOG_CH14_SEL[8:0] 0x000 Event Log Channel 14 source 1 Field description is as above. 8:0 EVENTLOG_CH15_DB 0 Event Log Channel 15 debounce 0 = Disabled, 1 = Enabled Note that channel must be disabled when updating this field 14 EVENTLOG_CH15_POL 0 Event Log Channel 15 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 8:0 EVENTLOG_CH15_SEL[8:0] 0x000 Event Log Channel 15 source 1		14	EVENTLOG <i>n_</i> CH14_POL	0	
8:0 EVENTLOG <i>n_</i> CH14_SEL[8:0] 0x000 Event Log Channel 14 source 1 Field description is as above. Base address +0x5C EVENTLOG <i>n_</i> CH15x_DB 15 EVENTLOG <i>n_</i> CH15x_DB 0 Event Log Channel 15 debounce 0 = Disabled, 1 = Enabled Note that channel must be disabled when updating this field 14 EVENTLOG <i>n_</i> CH15_POL 0 Event Log Channel 15 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 8:0 EVENTLOG <i>n_</i> CH15_SEL[8:0] 0x000 Event Log Channel 15 source 1					
Field description is as above. Base address +0x5C EVENTLOGn_CH15_ DEFINE 15 EVENTLOGn_CH15x_DB 0 Event Log Channel 15 debounce 0 = Disabled, 1 = Enabled Note that channel must be disabled when updating this field 14 EVENTLOGn_CH15_POL 0 Event Log Channel 15 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 8:0 EVENTLOGn_CH15_SEL[8:0] 0x000 Event Log Channel 15 source 1					
Base address +0x5C EVENTLOGn_CH15_ DEFINE 15		8:0	EVENILOGn_CH14_SEL[8:0]	0x000	
DEFINE 0 = Disabled, 1 = Enabled Note that channel must be disabled when updating this field 14 EVENTLOG <i>n_</i> CH15_POL 0 Event Log Channel 15 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 8:0 EVENTLOG <i>n_</i> CH15_SEL[8:0] 0 = Disabled, 1 = Enabled Note that channel must be disabled when updating this field					
DEFINE Note that channel must be disabled when updating this field 14 EVENTLOG <i>n_</i> CH15_POL 0 Event Log Channel 15 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 8:0 EVENTLOG <i>n_</i> CH15_SEL[8:0] 0x000 Event Log Channel 15 source 1		15	EVENTLOG <i>n_</i> CH15x_DB	0	_
14 EVENTLOG <i>n_</i> CH15_POL 0 Event Log Channel 15 polarity 0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 8:0 EVENTLOG <i>n_</i> CH15_SEL[8:0] 0x000 Event Log Channel 15 source ¹					
0 = Rising edge triggered, 1 = Falling edge triggered Note that channel must be disabled when updating this field 8:0 EVENTLOG <i>n</i> _CH15_SEL[8:0] 0x000 Event Log Channel 15 source ¹	DEFINE				
Note that channel must be disabled when updating this field 8:0 EVENTLOG <i>n_</i> CH15_SEL[8:0] 0x000 Event Log Channel 15 source ¹		14	EVENTLOG <i>n</i> _CH15_POL	0	
8:0 EVENTLOGn_CH15_SEL[8:0] 0x000 Event Log Channel 15 source 1					
Field description is as above.		8:0	EVENTLOGn_CH15_SEL[8:0]	0x000	•
				<u> </u>	Field description is as above.



Register Address	Bit	Label	Default	Description
Base address +0x5E	15	EVENTLOGn_CH16_DB	0	Event Log Channel 16 debounce
EVENTLOGn_CH16_				0 = Disabled, 1 = Enabled
DEFINE				Note that channel must be disabled when updating this field
	14	EVENTLOGn_CH16_POL	0	Event Log Channel 16 polarity
				0 = Rising edge triggered, 1 = Falling edge triggered
				Note that channel must be disabled when updating this field
	8:0	EVENTLOGn_CH16_SEL[8:0]	0x000	Event Log Channel 16 source 1
				Field description is as above.
Base address +0x80	12	EVENTLOGn_FIFO0_POL	0	Event Log FIFO Index 0 polarity
EVENTLOGn_FIFO0_READ				0 = Rising edge, 1 = Falling edge
	8:0	EVENTLOG <i>n</i> _FIFO0_ID[8:0]	0x000	Event Log FIFO Index 0 source 1
Base address +0x82	31:0	EVENTLOGn_FIFO0_		Event Log FIFO Index 0 Time
EVENTLOG <i>n_</i> FIFO0_TIME		TIME[31:0]	_0000	
Base address +0x84	12	EVENTLOGn_FIFO1_POL	0	Event Log FIFO Index 1 polarity
EVENTLOG <i>n_</i> FIFO1_READ				0 = Rising edge, 1 = Falling edge
	8:0	EVENTLOGn_FIFO1_ID[8:0]	0x000	Event Log FIFO Index 1 source 1
Base address +0x86	31:0	EVENTLOGn_FIFO1_		Event Log FIFO Index 1 Time
EVENTLOG <i>n_</i> FIFO1_TIME		TIME[31:0]	_0000	
Base address +0x88	12	EVENTLOGn_FIFO2_POL	0	Event Log FIFO Index 2 polarity
EVENTLOGn_FIFO2_READ				0 = Rising edge, 1 = Falling edge
	8:0	EVENTLOGn_FIFO2_ID[8:0]		Event Log FIFO Index 2 source 1
Base address +0x8A	31:0	EVENTLOGn_FIFO2_		Event Log FIFO Index 2 Time
EVENTLOG <i>n_</i> FIFO2_TIME		TIME[31:0]	_0000	
Base address +0x8C	12	EVENTLOGn_FIFO3_POL	0	Event Log FIFO Index 3 polarity
EVENTLOGn_FIFO3_READ				0 = Rising edge, 1 = Falling edge
	8:0	EVENTLOG <i>n</i> _FIFO3_ID[8:0]	0x000	Event Log FIFO Index 3 source 1
Base address +0x8E	31:0	EVENTLOGn_FIFO3_		Event Log FIFO Index 3 Time
EVENTLOG <i>n_</i> FIFO3_TIME		TIME[31:0]	_0000	
Base address +0x90	12	EVENTLOGn_FIFO4_POL	0	Event Log FIFO Index 4 polarity
EVENTLOGn_FIFO4_READ				0 = Rising edge, 1 = Falling edge
	8:0	EVENTLOGn_FIFO4_ID[8:0]		Event Log FIFO Index 4 source ¹
Base address +0x92	31:0	EVENTLOGn_FIFO4_		Event Log FIFO Index 4 Time
EVENTLOG <i>n_</i> FIFO4_TIME		TIME[31:0]	_0000	
Base address +0x94	12	EVENTLOGn_FIFO5_POL	0	Event Log FIFO Index 5 polarity
EVENTLOG <i>n</i> _FIFO5_READ				Field description is as above.
	8:0	EVENTLOG <i>n</i> _FIFO5_ID[8:0]	0x000	Event Log FIFO Index 5 source 1
Base address +0x96	31:0	EVENTLOG <i>n</i> _FIFO5_		Event Log FIFO Index 5 Time
EVENTLOG <i>n</i> _FIFO5_TIME		TIME[31:0]	_0000	
Base address +0x98	12	EVENTLOGn_FIFO6_POL	0	Event Log FIFO Index 6 polarity
EVENTLOG <i>n</i> _FIFO6_READ				0 = Rising edge, 1 = Falling edge
	8:0	EVENTLOG <i>n</i> _FIFO6_ID[8:0]	0x000	Event Log FIFO Index 6 source 1
Base address +0x9A	31:0			Event Log FIFO Index 6 Time
EVENTLOG <i>n</i> _FIFO6_TIME		TIME[31:0]	_0000	
Base address +0x9C	12	EVENTLOGn_FIFO7_POL	0	Event Log FIFO Index 7 polarity
EVENTLOG <i>n</i> _FIFO7_READ		EVENTI OC. SIEGE ISSUE	0.055	0 = Rising edge, 1 = Falling edge
December 10.07		EVENTLOG FIFO7_ID[8:0]		Event Log FIFO Index 7 source 1
Base address +0x9E	31:0	EVENTLOG <i>n</i> _FIFO7_		Event Log FIFO Index 7 Time
EVENTLOG <i>n</i> _FIFO7_TIME	40	TIME[31:0]	_0000	E collection FIFO to the Constant
Base address +0xA0	12	EVENTLOGn_FIFO8_POL	0	Event Log FIFO Index 8 polarity
EVENTLOG <i>n</i> _FIFO8_READ	0.0	EVENITI OO EIEOO IDIO	0.000	0 = Rising edge, 1 = Falling edge
Dana address i C. A.C.	8:0	EVENTLOG n_FIFO8_ID[8:0]	0x000	Event Log FIFO Index 8 source 1
Base address +0xA2	31:0	EVENTLOG <i>n</i> _FIFO8_ TIME[31:0]	0x0000 _0000	Event Log FIFO Index 8 Time
EVENTLOG <i>n_</i> FIFO8_TIME	40			Front Log FIFO Indox Constants
Base address +0xA4	12	EVENTLOGn_FIFO9_POL	0	Event Log FIFO Index 9 polarity
EVENTLOGn_FIFO9_READ	0.0	EVENTI OCO ELEGO IDIO O	0,000	0 = Rising edge, 1 = Falling edge
	8:0	EVENTLOG <i>n</i> _FIFO9_ID[8:0]	0x000	Event Log FIFO Index 9 source 1



Table 4-38. Event Logger (EVENTLOGn) Control (Cont.)

Register Address	Bit	Label	Default	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Base address +0xA6	31:0	EVENTLOGn_FIFO9_		Event Log FIFO Index 9 Time
EVENTLOG <i>n_</i> FIFO9_TIME		TIME[31:0]	_0000	
Base address +0xA8	12	EVENTLOGn_FIFO10_POL	0	Event Log FIFO Index 10 polarity
EVENTLOGn_FIFO10_				0 = Rising edge, 1 = Falling edge
READ	8:0	EVENTLOGn_FIFO10_ID[8:0]	0x000	Event Log FIFO Index 10 source 1
Base address +0xAA	31:0	EVENTLOGn_FIFO10_	0x0000	Event Log FIFO Index 10 Time
EVENTLOG <i>n</i> _FIFO10_TIME		TIME[31:0]	_0000	
Base address +0xAC	12	EVENTLOGn_FIFO11_POL	0	Event Log FIFO Index 11 polarity
EVENTLOGn_FIFO11_				0 = Rising edge, 1 = Falling edge
READ	8:0	EVENTLOGn_FIFO11_ID[8:0]	0x000	Event Log FIFO Index 11 source 1
Base address +0xAE	31:0	EVENTLOGn_FIFO11_	0x0000	Event Log FIFO Index 11 Time
EVENTLOG <i>n_</i> FIFO11_TIME		TIME[31:0]	_0000	
Base address +0xB0	12	EVENTLOG <i>n</i> _FIFO12_POL	0	Event Log FIFO Index 12 polarity
EVENTLOGn_FIFO12_				0 = Rising edge, 1 = Falling edge
READ	8:0	EVENTLOGn_FIFO12_ID[8:0]	0x000	Event Log FIFO Index 12 source 1
Base address +0xB2	31:0	EVENTLOGn_FIFO12_		Event Log FIFO Index 12 Time
EVENTLOG <i>n_</i> FIFO12_TIME		TIME[31:0]	_0000	
Base address +0xB4	12	EVENTLOGn_FIFO13_POL	0	Event Log FIFO Index 13 polarity
EVENTLOGn_FIFO13_				0 = Rising edge, 1 = Falling edge
READ	8:0	EVENTLOGn_FIFO13_ID[8:0]	0x000	Event Log FIFO Index 13 source 1
Base address +0xB6	31:0	EVENTLOGn_FIFO13_	0x0000	Event Log FIFO Index 13 Time
EVENTLOG <i>n</i> _FIFO13_TIME		TIME[31:0]	_0000	
Base address +0xB8	12	EVENTLOG <i>n</i> _FIFO14_POL	0	Event Log FIFO Index 14 polarity
EVENTLOGn_FIFO14_				0 = Rising edge, 1 = Falling edge
READ	8:0	EVENTLOGn_FIFO14_ID[8:0]	0x000	Event Log FIFO Index 14 source 1
Base address +0xBA	31:0	EVENTLOGn_FIFO14_		Event Log FIFO Index 14 Time
EVENTLOG <i>n_</i> FIFO14_TIME		TIME[31:0]	_0000	
Base address +0xBC	12	EVENTLOG <i>n</i> _FIFO15_POL	0	Event Log FIFO Index 15 polarity
EVENTLOG <i>n</i> _FIFO15_				0 = Rising edge, 1 = Falling edge
READ	8:0	EVENTLOGn_FIFO15_ID[8:0]	0x000	Event Log FIFO Index 15 source 1
Base address +0xBE	31:0	EVENTLOGn_FIFO15_	0x0000	Event Log FIFO Index 15 Time
EVENTLOG <i>n</i> _FIFO15_TIME		TIME[31:0]	_0000	

^{1.} See Table 4-39 for valid channel source selections

4.5.2.8 Event Logger Input Sources

A list of the valid input sources for the event loggers is provided in Table 4-39.

The EDGE type noted is coded as *S* (single edge) or *D* (dual edge). Note that a single-edge input source only provides valid input to the event logger in the default (rising edge triggered) polarity.

Take care when enabling IRQ1 or IRQ2 as an input source for the event loggers; a recursive loop, where the IRQ*n* signal is also an output from the same event logger, must be avoided.

Table 4-39. Event Logger Input Sources

ID	Description	Edge
3	irq1	D
4	irq2	D
9	sysclk_fail	S
24	fll1_lock	D
25	fll2_lock	D
27	fll_ao_lock	D
28	sysclk_err	D
29	asyncclk_err	D
30	dspclk_err	D
32	frame_start_g1r1	S

ID	Description	Edge
261	gpio6	D
262	gpio7	D
263	gpio8	D
264	gpio9	D
265	gpio10	D
266	gpio11	D
267	gpio12	D
268	gpio13	D
269	gpio14	D
270	gpio15	D

ID	Description	Edge
368	event1_wmark	S
369	event2_wmark	S
370	event3_wmark	S
371	event4_wmark	S
372	event5_wmark	S
373	event6_wmark	S
374	event7_wmark	S
375	event8_wmark	S
384	dsp1_dma	S
385	dsp2_dma	S



Table 4-39. Event Logger Input Sources (Cont.)

ID	Description	Edge
33	frame_start_g1r2	S
34	frame_start_g1r3	S
40	frame_start_g2r1_sys	S
41	frame_start_g2r2_sys	S
80	hpdet	S
88	micdet1	S
89	micdet2	S
96	jd1_rise	S
97	jd1_fall	S
98	jd2_rise	S
99	jd2_fall	S
100	micd_clamp_rise	S
101	micd_clamp_fall	S
128	drc1_sig_det	D
129	drc2_sig_det	D
130	inputs_sig_det	D
136	asrc1_in1_lock	D
137	asrc1_in2_lock	D
138	asrc2_in1_lock	D
139	asrc2_in2_lock	D
160	dsp_irq1	S
161	dsp_irq2	S
162	dsp_irq3	S
163	dsp_irq4	S
164	dsp_irq5	S
165	dsp_irq6	S
166	dsp_irq7	S
167	dsp_irq8	S
168	dsp_irq9	S
169	dsp_irq10	S
170	dsp_irq11	S
171	dsp_irq12	S
172	dsp_irq13	S
173	dsp_irq14	S
174	dsp_irq15	S
175	dsp_irq16	S
176	hp1l_sc	S
177	hp1r_sc	S
178	hp2l_sc	S
179	hp2r_sc	S
180	hp3l_sc	S
181	hp3r_sc	S
256	gpio1	D
257	gpio2	D
258	gpio3	D
259	gpio4	D
260	gpio5	D

ID	Description	Edge
271	gpio16	D
272	gpio17	D
273	gpio18	D
274	gpio19	D
275	gpio20	D
276	gpio21	D
277	gpio22	D
278	gpio23	D
279	gpio24	D
280	gpio25	D
281	gpio26	D
282	gpio27	D
283		D
	gpio28	D
284 285	gpio29	D
	gpio30	
286	gpio31	D D
287	gpio32	_
288	gpio33	D
289	gpio34	D
290	gpio35	D
291	gpio36	D
292	gpio37	D
293	gpio38	D
320	Timer1	S
321	Timer2	S
322	Timer3	S
323	Timer4	S
324	Timer5	S
325	Timer6	S
326	Timer7	S
327	Timer8	S
336	event1_not_empty	S
337	event2_not_empty	S
338	event3_not_empty	S
339	event4_not_empty	S
340	event5_not_empty	S
341	event6_not_empty	S
342	event7_not_empty	S
343	event8_not_empty	S
352	event1_full	S
353	event2_full	S
354	event3_full	S
355	event4_full	S
356	event5_full	S
357	event6_full	S
358	event7_full	S
359	event8_full	S

ID	Description	Edge
386	dsp3_dma	S
387	dsp4_dma	S
388	dsp5_dma	S
389	dsp6_dma	S
390	dsp7_dma	S
416	dsp1_start1	S
417	dsp2_start1	S
418	dsp3_start1	S
419	dsp4_start1	S
420	dsp5_start1	S
421	dsp6_start1	S
422	dsp7_start1	S
432	dsp1_start2	S
433	dsp2_start2	S
434	dsp3_start2	S
435	dsp4_start2	S
436	dsp5_start2	S
437	dsp6_start2	S
438	dsp7_start2	S
448	dsp1_start	S
449	dsp2 start	S
450	dsp3_start	S
451	dsp4_start	S
452	dsp5_start	S
453	dsp6_start	S
454	dsp7_start	S
464	dsp1_busy	D
465	dsp2_busy	D
466	dsp3_busy	D
467	dsp4_busy	D
468	dsp5_busy	D
469	dsp6_busy	D
470	dsp7_busy	D
480	mif1_done	S
481	mif2_done	S
482	mif3_done	S
496	mif1_block	S
497	mif2_block	S
498	mif3_block	S
512	dsp1_bus_err	S
513	dsp2_bus_err	S
514	dsp3_bus_err	S
515	dsp4_bus_err	S
516	dsp5_bus_err	S
517	dsp6_bus_err	S
518	dsp7_bus_err	S

General-Purpose Timers 4.5.3

The CS47L90 incorporates eight general-purpose timers, which support a wide variety of uses. In particular, these timers provide essential support for the sensor-hub capability.



4.5.3.1 **Overview**

The timers allow time-stamp information to be associated with external sensor activity, and other system events, enabling real-time data to be more easily integrated into user applications. The timers allow many advanced functions to be implemented with a high degree of autonomy from a host processor.

The timers can use either internal system clocks, or external clock signals, as a reference. The selected reference is scaled down, using configurable dividers, to the required clock count frequency.

4.5.3.2 Timer Control

The reference clock for each timer is selected using TIMER*n*_REFCLK_SRC, (where *n* identifies the applicable timer, 1–8).

If SYSCLK, ASYNCCLK, or DSPCLK is selected, a lower clock frequency, derived from the applicable system clock, can be selected using the TIMER*n*_REFCLK_FREQ_SEL field (for SYSCLK or ASYNCCLK source) or the TIMER*n*_ DSPCLK_FREQ_SEL field (for DSPCLK source). The applicable division ratio is determined automatically, assuming the respective clock source has been correctly configured as described in Section 4.17.

Note that, depending on the DSPCLK frequency and the available clock dividers, the timer reference clock may differ from the selected clock if DSPCLK is the selected source. In most cases, the reference clock frequency equals or exceeds the requested frequency. A lower frequency is implemented if limited by either the DSPCLK frequency or the maximum TIMER*n* clocking frequency.

If any source other than DSPCLK is selected, the clock can be further divided using TIMER n_REFCLK_DIV. Division ratios in the range 1 to 128 can be selected.

Note that, if DSPCLK is enabled, the CS47L90 synchronizes the selected reference clock to DSPCLK. As a result of this, if a non-DSPCLK is selected as source, the following additional constraints must be observed: the reference clock frequency (after TIMER*n*_REFCLK_FREQ_SEL and after TIMER*n*_REFCLK_DIV) must be less than DSPCLK / 3, and must be less than 12 MHz; it must also be close to 50% duty cycle. The TIMER*n*_REFCLK_DIV field can be used to ensure that these criteria are met.

One final division, controlled by TIMER*n*_PRESCALE, determines the timer count frequency. This field is valid for all clock reference sources; division ratios in the range 1 to 128 can be selected. The output from this division corresponds to the frequency at which the TIMER*n* COUNT fields are incremented (or decremented).

The maximum count value of the timer is determined by the TIMER*n*_MAX_COUNT field. This is the final count value (when counting up), or the initial count value (when counting down). The current value of the timer counter can be read from the TIMER*n*_CUR_COUNT field.

The timer is started by writing 1 to TIMER*n_*START. Note that, if the timer is already running, it restarts from its initial value. The timer is stopped by writing 1 to TIMER*n_*STOP. The count direction (up or down) is selected using the TIMER*n_*DIR bit.

The TIMER *n*_CONTINUOUS bit selects whether the timer automatically restarts after the end-of-count condition has been reached. The TIMER *n* RUNNING STS indicates whether the timer is running, or if it has stopped.

Note that the timers should be stopped before making any changes to the respective configuration registers. The timer configuration should only be changed if $TIMER_n$ RUNNING_STS = 0.

4.5.3.3 Interrupts and GPIO Output

The timer status is an input to the interrupt control circuit and can be used to trigger an interrupt event after the final count value is reached; see Section 4.16. Note that the interrupt does not occur immediately when the final count value is reached; the interrupt is triggered at the point when the next update to the timer count value would be due.

The timer status can be output directly on a GPIO pin as an external indication of the timer activity. See Section 4.15 to configure a GPIO pin for this function.



4.5.3.4 Timer Block Diagram and Control Registers

The timer block is shown in Fig. 4-34.




Figure 4-34. General-Purpose Timer

The timer control registers are described in Table 4-40.



Table 4-40. General-Purpose Timer (TIMERn) Control

+0x02 COUNT[31:0]0000 Final count value (when counting up). Starting count value (when counting down).	Register Address	Bit	Label	Default	Description
Timer 3 Base Address = R311582 (0x4_C100) Timer 6 Base Address = R311908 (0x4_C200) Timer 6 Base Address = R311908 (0x4_C200) Timer 7 Base Address = R311908 (0x4_C200) Timer 8 Base Address = R311908 (0x4_C200) Timer 8 Base Address = R311908 (0x4_C200) Timer 8 Base Address = R312192 (0x4_C380) Base address = R31	Timer 1 Base Addre	ess = R	311296 (0x4_C000)		
Timer A Base Address = R311880 (0x4_C180)	Timer 2 Base Addre	ess = R	311424 (0x4_C080)		
Timer A Base Address = R311880 (0x4_C180)	Timer 3 Base Addre	ess = R	311552 (0x4 C100)	1	
Timer Base Address R311308 (0x4_C200) Timer Base Address R31208 (0x4_C300) Timer Contributions Timer Contri			· - /		
Timer 6 Base Address = R31936 (0x4_C280) Timer 7 Base Address = R3192 (0x4_C380) Base address = R312192 (0x4_C380) Base address = R312192 (0x4_C380) Timer 7 Base Address = R312192 (0x4_C380) Base address = R312192 (0x4_C380) Timer Count Direction 20 TiMERn_DIR 20 Timer Count Direction 0 = Down 1 = Up Timer must be stopped (TiMERn_RUNNING_STS = 0) when updating this field Timer must be stopped (Timer_RUNNING_STS = 0) when updating this field Timer Count Raie Prescale 000 = Divide by 1 011 = Divide by 8 110 = Divide by 64 001 = Divide by 2 100 = Divide by 1 101 = Divide by 128 010 = Divide by 1 011 = Divide by 8 110 = Divide by 64 010 = Divide by 1 011 = Divide by 8 110 = Divide by 64 010 = Divide by 1 011 = Divide by 8 110 = Divide by 64 010 = Divide by 1 011 = Divide by 9 1 110 = Divide by 64 010 = Divide by 1 011 = Divide by 9 1 110 = Divide by 64 010 = Divide by 1 011 = Divide by 1 011 = Divide by 64 010 = Divide by 1 011 = Divi			· - ·		
Timer 7 Base Address = R31204 (0x4_C300) Timer 6 Base Address = R31202 (0x4_C380) Base address Timern_Control 20 TIMERn_DIR 0 Timer Continuous Mode select 1 = Continuous mode Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field 20 TIMERn_DIR 0 Timer Count Direction 0 = Down 1 = Up 18:16 TIMERn_ PRESCALE[2:0] 000 Timer Count Rate Prescale PRESCALE[2:0] 100 Timer Count Rate Prescale 100 = Divide by 2 100 = Divide by 8 110 = Divide by 64 001 = Divide by 2 100 = Divide by 16 111 = Divide by 18 010 = Divide by 16 101 = Divide by 18 101 = Di			. – .		
Timer Base Address = R312192 (0x4_C380) Base address 21 TiMERn_CONTINUOUS 0 Timer Continuous Mode select 0 = Single mode 1 = Continuous mode 1 =			· - ·		
Base address Timern_Control 21			` - '		
Timern_Control CONTINUOUS 0 = Single mode 1 = Continuous mode 1					Timer Continuous Mode select
1 = Continuous mode Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field					
Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field 18:16 TIMERn. 18:16 TIMERn. PRESCALE[2:0] 000 Timer Count Bate Prescale 000 = Divide by 1 101 = Divide by 8 110 = Divide by 64 001 = Divide by 2 100 = Divide by 16 111 = Divide by 128 010 = Divide by 2 100 = Divide by 152 111 = Divide by 128 010 = Divide by 4 101 = Divide by 32 Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field 14:12 TIMERn. REFCLK_DIV[2:0] 000 Timer Reference Clock Divide (Not valid for DSPCLK source). 000 = Divide by 1 101 = Divide by 1 111 = Divide by 128 010 = Divide by 1 101 = Divide by 1 111 = Divide by 128 010 = Divide by 1 101 = Divide by 1 111 = Divide by 128 010 = Divide by 1 101 = Divide by 1 111 = Divide by 128 010 = Divide by 1 101 = Divide by 1 111 = Divide by 128 010 = Divide by 1 101 = Divide by 1 111 = Divide by 128 010 = Divide by 1 101 = Divide by 1 111 = Divide by 128 010 = Divide by 1 101 = Divide by 1 111 = Divide by 1 1 11 = Divide by 1 1 1 1 = Divide by 1 1 1 = Divid	Timom_control				•
Timer Rount Direction 0 = Down 1 = Up Timer Count Rate Prescale 18:16 TIMERn_ PRESCALE[2:0] 000 Timer Count Rate Prescale 000 = Divide by 1 011 = Divide by 8 110 = Divide by 64 001 = Divide by 1 101 = Divide by 32 111 = Divide by 128 010 = Divide by 4 101 = Divide by 32 Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field 14:12 TIMERn_ 000 Timer Reference Clock Divide (Not valid for DSPCLK source). 000 = Divide by 1 011 = Divide by 32 110 = Divide by 4 011 = Divide by 32 110 = Divide by 4 011 = Divide by 32 110 = Divide by 4 011 = Divide by 32 110 = Divide by 4 011 = Divide by 32 110 = Divide by 4 011 = Divide by 32 110 = Divide by 4 011 = Divide by 128 010 = Divide by 14 011 = Divide by 128 010 = Divide by 14 011 = Divide by 14 010 = Divide by 14 010 = Divide by 14 011 = Di					
18:16 TIMERn PRESCALE[2:0]		20	TIMER, DIR	0	
1 = Up Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field 18:16 TIMERn PRESCALE[2:0] 18:16 PRESCALE[2:0] 1000 Timer Count Rate Prescale 000 = Divide by 1 011 = Divide by 8 110 = Divide by 64 001 = Divide by 2 100 = Divide by 16 111 = Divide by 18 101 = Divide by 19 101 = Divide by 16 111 = Divide by 18 101 = Divide by 19 101 = Divide by 16 101 = Divide by 18 101 = Di		20	TIMERA_DIR	· ·	
Timer must be stopped (TIMER_R_RUNNING_STS = 0) when updating this field 18:16 TIMER_N PRESCALE[2:0] 1000 Divide by 1 011 = Divide by 8 110 = Divide by 64 001 = Divide by 1 011 = Divide by 16 111 = Divide by 128 010 = Divide by 4 101 = Divide by 16 111 = Divide by 128 010 = Divide by 4 101 = Divide by 32 Timer must be stopped (TIMER_R_RUNNING_STS = 0) when updating this field 14:12 TIMER_N REFCLK_DIV[2:0] 1000 Divide by 4 101 = Divide by 16 111 = Divide by 64 001 = Divide by 1 011 = Divide by 8 110 = Divide by 64 001 = Divide by 1 011 = Divide by 16 111 = Divide by 128 010 = Divide by 1 011 = Divide by 32 If DSPCLK is enabled, and DSPCLK is not selected as source, the output frequency from this divider must be set less than or equal to DSPCLK /3, and less than or equal to 12 MHz. 10 SPCLK is disabled, the output of this divider is used as clock reference for any associated event loggin opportunities on the respective modules. Timer must be stopped (TIMER_R_RUNNING_STS = 0) when updating this field. 10 SPCLK is disabled, the output of this divider is used as clock reference for any associated event loggin opportunities on the respective modules. Timer must be stopped (TIMER_R_RUNNING_STS = 0) when updating this field. 10 SPCLK is disabled, the output of this divider is used as clock reference for any associated event loggin opportunities on the respective modules. Timer must be stopped (TIMER_R_RUNNING_STS = 0) when updating this field. 10 SPCLK is disabled, the output of this divider is used as clock reference for any associated event logger in this case, the divider output corresponds to the frequency of event logging opportunities on the respective modules. Timer mem must be stopped (TIMER_R_RUNNING_STS = 0) when updating this field. 10 12 24.576 MHz (22.5792 MHz) 011 = 49.152 MHz (45.1584 MHz) 10 12 22.5792 MHz) 011 = 49.152 MHz (45.1584 MHz) 10 12 22.5792 MHz) 011 = 49.152 MHz (45.1584 MHz) 10 22.5792 MHz) 01 = 49.152 MHz (45.1584 MHz) 10 10 3 49.152 MHz (45.1584 MHz) 10 10 3 49.152 MH					
18:16 TIMERn_ PRESCALE[2:0] 000 Timer Count Rate Prescale 000 = Divide by 8 110 = Divide by 64 001 = Divide by 1 101 = Divide by 1 111 = Divide by 128 010 = Divide by 2 100 = Divide by 3 110 = Divide by 128 010 = Divide by 3 110 = Divide by 128 010 = Divide by 4 101 = Divide by 3 110 = Divide by 128 010 = Divide by 1 111 = Divide by 128 010 = Divide by 1 111 = Divide by 128 010 = Divide by 1 011 = Divide by 1 111 = Divide by 16 111 = Divide by 16 111 = Divide by 16 011 = Divide by					·
PRESCÄLE[2:0]		10:16	TIMEDa		
001 = Divide by 2 100 = Divide by 16 111 = Divide by 128 010 = Divide by 32 101 = Divide by 32 1 mer must be stopped (TIMERn, RUNNING_STS = 0) when updating this field 14:12 TIMERn. REFCLK_DIV[2:0] 000 Timer Reference Clock Divide (Not valid for DSPCLK source). 000 = Divide by 2 101 = Divide by 8 110 = Divide by 64 001 = Divide by 2 100 = Divide by 1 011 = Divide by 128 010 = Divide by 2 100 = Divide by 1 011 = Divide by 128 010 = Divide by 2 100 = Divide by 1 011 = Divide by 128 010 = Divide by 2 100 = Divide by 32 If DSPCLK is enabled, and DSPCLK is not selected as source, the output frequency from this divider must be set less than or equal to 12 MHz. If DSPCLK is disabled, the output of this divider is used as clock reference for any associated event logging opportunities on the respective modules. Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field 10:8 TIMERn_REFCLK_FREQ_SEL[2:0] 000 = 6.144 MHz (5.6448 MHz) 010 = 24.576 MHz (22.5792 MHz) 011 = 43.152 MHz (45.1584 MHz) All other codes are reserved. The selected frequency must be less than or equal to the frequency of the source. Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field. 3:0 TIMERn_REFCLK_SRC[3:0] 0000 Timer Reference Source Select. Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field. Codes not listed are reserved. REFCLK_SRC[3:0] 0000 = DSPCLK 1000 = SYSCLK 1111 = GPIO3 0001 = 32-kHz clock 1001 = ASYNCCLK 1111 = GPIO4 0101 = MCLK2 1101 = GPIO2 0101 = MCLK2		10.10			
14:12 TIMERn_ REFCLK_DIV[2:0] 000 Timer Reference Clock Divide (Not valid for DSPCLK source). 000 = Divide by 1 011 = Divide by 8 110 = Divide by 64 001 = Divide by 2 100 = Divide by 8 111 = Divide by 64 001 = Divide by 4 101 = Divide by 8 111 = Divide by 128 010 = Divide by 4 101 = Divide by 128 010 = Di			. ALOOALL[2.0]		· · · · · · · · · · · · · · · · · · ·
Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field 14:12 TIMERn_ REFCLK_DIV[2:0] 000					
14:12 TIMERn REFCLK_DIV[2:0]					,
REFCLK_DIV[2:0]					
10:8 TIMERn 10:00 Timer Reference Frequency Select (SYSCLK or ASYNCCLK source) 10:00		14:12			,
010 = Divide by 4			REFULK_DIV[2:0]		
If DSPCLK is enabled, and DSPCLK is not selected as source, the output frequency from this divider must be set less than or equal to DSPCLK / 3, and less than or equal to 12 MHz. If DSPCLK is disabled, the output of this divider is used as clock reference for any associated event logger. In this case, the divider output corresponds to the frequency of event logging opportunities on the respective modules. Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field one 12.288 MHz (11.2896 MHz) O10 = 12.288 MHz (11.2896 MHz) O11 = 49.152 MHz (45.1584 MHz) O11 = 49.152 MHz (45.1584 MHz) All other codes are reserved. The selected frequency must be less than or equal to the frequency of the source. Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field. Timer Reference Source Select. Timer must be stopped (TIMERn_RUNNING_STS=0) when updating this field. Codes not listed are reserved. O000 = DSPCLK 1000 = SYSCLK 1110 = GPIO3 0001 = 32-kHz clock 1001 = ASYNCCLK 1111 = GPIO4 0101 = MCLK1 1100 = GPIO1 0101 = MCLK2 1101 = GPIO2 Base address +0x02 Base address +0x02 Timer Maximum Count. Final count value (when counting up). Starting count value (when counting down). Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field. Timer Start Control Write 1 to start.					
from this divider must be set less than or equal to DSPCLK / 3, and less than or equal to 12 MHz. If DSPCLK is disabled, the output of this divider is used as clock reference for any associated event logger. In this case, the divider output corresponds to the frequency of event logging opportunities on the respective modules. Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field 10:8 TIMERn_REFCLK_FREQ_SEL[2:0] 10:9 Timer Reference Frequency Select (SYSCLK or ASYNCCLK source) 000 = 6.144 MHz (5.6448 MHz) 001 = 12.288 MHz (11.2896 MHz) 001 = 24.576 MHz (22.5792 MHz) 001 = 49.152 MHz (45.1584 MHz) All other codes are reserved. The selected frequency must be less than or equal to the frequency of the source. Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field. Timer Reference Source Select. Timer must be stopped (TIMERn_RUNNING_STS=0) when updating this field. Codes not listed are reserved. 0000 = DSPCLK 1000 = SYSCLK 1110 = GPIO3 0001 = 32.4Hz clock 1001 = ASYNCCLK 1111 = GPIO4 0001 = 32.4Hz clock 1001 = ASYNCCLK 1111 = GPIO4 0001 = 32.4Hz clock 1001 = ASYNCCLK 1111 = GPIO4 0100 = MCLK1 1100 = GPIO1 0101 = MCLK2 1101 = GPIO2 Base address +0x02 Timer Maximum Count. Final count value (when counting up). Starting count value (when counting down). Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field. Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field. Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field. Timer Timern_Start and_Stop Timer Start Control Write 1 to start.					· · · · · · · · · · · · · · · · · · ·
to 12 MHz. If DSPCLK is disabled, the output of this divider is used as clock reference for any associated event logger. In this case, the divider output corresponds to the frequency of event logging opportunities on the respective modules. Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field Timer Reference Frequency Select (SYSCLK or ASYNCCLK source) 000 = 6.144 MHz (5.6448 MHz) 001 = 12.288 MHz (11.2896 MHz) 001 = 24.576 MHz (22.5792 MHz) 011 = 49.152 MHz (45.1584 MHz) All other codes are reserved. The selected frequency must be less than or equal to the frequency of the source. Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field. Timer Reference Source Select. Timer must be stopped (TIMERn_RUNNING_STS=0) when updating this field. Codes not listed are reserved. 0000 = DSPCLK 1000 = SYSCLK 1110 = GPIO3 0001 = 32.4Hz clock 1001 = ASYNCCLK 1111 = GPIO4 0000 = MCLK1 1100 = GPIO1 0101 = MCLK2 1101 = GPIO2 Base address +0x02 Timer Count_Preset Base address 4 TIMERn_STOP 0 Timer Maximum Count. Final count value (when counting up). Starting count value (when counting down). Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field. O Timer Start_ and_Stop Timer Start Control Write 1 to start.					
If DSPCLK is disabled, the output of this divider is used as clock reference for any associated event logger. In this case, the divider output corresponds to the frequency of event logging opportunities on the respective modules. Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field					
associated event logging opportunities on the respective modules. Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field Timer Reference Frequency Select (SYSCLK or ASYNCCLK source) O00 = 6.144 MHz (5.6448 MHz) O01 = 12.288 MHz (11.2896 MHz) O10 = 24.576 MHz (22.5792 MHz) O11 = 49.152 MHz (45.1584 MHz) All other codes are reserved. The selected frequency must be less than or equal to the frequency of the source. Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field. Timer Reference Source Select. Timer must be stopped (TIMERn_RUNNING_STS=0) when updating this field. Codes not listed are reserved. SRC[3:0] Base address Alion Timern_MAX_COUNT[31:0] Timer Reference Source Select. Timer must be stopped (TIMERn_RUNNING_STS=0) When updating this field. Codes not listed are reserved. O000 = DSPCLK 1000 = SYSCLK 1110 = GPIO3 O001 = 32.4Hz clock 1001 = ASYNCCLK 1111 = GPIO4 O101 = MCLK1 1100 = GPIO1 O101 = MCLK2 1101 = GPIO2 Base address Alion Timern_MAX_COUNT[31:0] Timer Maximum Count. Final count value (when counting up). Starting count value (when counting down). Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field. Timern_Start_ and_Stop Timer Stop Control Write 1 to start.					
Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field 10:8 TIMERn_ REFCLK_FREQ_ SEL[2:0]					associated event logger. In this case, the divider output corresponds to the frequency
10:8 TIMERn REFCLK_FREQ SEL[2:0]					of event logging opportunities on the respective modules.
REFCLK_FREQ_SEL[2:0]					Timer must be stopped (TIMER n _RUNNING_STS = 0) when updating this field
SEL[2:0]		10:8		000	Timer Reference Frequency Select (SYSCLK or ASYNCCLK source)
Base address +0x02 Timern_Count_Preset Base address +0x06 Timer Roll Timern_Count_Preset Base address +0x06 Timer Roll Timern_Start_ and_Stop Timern_Start_ and_Stop Timer Roll Start_ and Stop Timer Roll Cit. 25.5792 MHz) O11 = 49.152 MHz (45.1584 MHz) All other codes are reserved. The selected frequency must be less than or equal to the frequency of the source. Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field. Timer Reference Source Select. Timer must be stopped (TIMERn_RUNNING_STS=0) when updating this field. Codes not listed are reserved. O000 = DSPCLK					000 = 6.144 MHz (5.6448 MHz)
Dilicition Count			SEL[2:0]		001 = 12.288 MHz (11.2896 MHz)
All other codes are reserved. The selected frequency must be less than or equal to the frequency of the source. Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field. 3:0 TIMERn_ REFCLK_ SRC[3:0]					010 = 24.576 MHz (22.5792 MHz)
The selected frequency must be less than or equal to the frequency of the source. Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field. 3:0 TIMERn_ REFCLK_ SRC[3:0]					011 = 49.152 MHz (45.1584 MHz)
Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field. 3:0 TIMERn_ REFCLK_ SRC[3:0]					All other codes are reserved.
3:0 TIMERn_ REFCLK_ SRC[3:0]					The selected frequency must be less than or equal to the frequency of the source.
3:0 TIMERn_ REFCLK_ SRC[3:0]					Timer must be stopped (TIMER n RUNNING STS = 0) when updating this field.
SRC[3:0] 0000 = DSPCLK 1000 = SYSCLK 1110 = GPIO3 0001 = 32-kHz clock 1001 = ASYNCCLK 1111 = GPIO4 0100 = MCLK1 1100 = GPIO1 0101 = MCLK2 1101 = GPIO2 Base address +0x02 Timern_Count_ Preset Base address +0x06 Timern_Start_ and_Stop SRC[3:0] 0000 = DSPCLK 1000 = SYSCLK 1110 = GPIO3 0001 = 32-kHz clock 1001 = ASYNCCLK 1111 = GPIO4 0100 = MCLK1 1100 = GPIO1 0101 = MCLK2 1101 = GPIO2 Timer Maximum Count. Final count value (when counting up). Starting count value (when counting down). Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field. Timer Stop Control Write 1 to stop. Timer Start Control Write 1 to start.		3:0	TIMERn_	0000	Timer Reference Source Select. Timer must be stopped (TIMER n_RUNNING_STS=0)
Double Starting Count Start Start and Stop Count Start Stop					
Base address +0x02 Timern_Count_Preset 4 TIMERn_STOP Timern_Start_ and_Stop 0100 = MCLK1 1100 = GPIO1 0101 = MCLK2 1101 = GPIO2 1101 = GPIO3 1101 = GPI			SRC[3:0]		0000 = DSPCLK 1000 = SYSCLK 1110 = GPIO3
Base address +0x02 Timern_Count_ Preset 4 TIMERn_STOP Timern_Start_ and_Stop 0101 = MCLK2 1101 = GPIO2 1101 =					0001 = 32-kHz clock
Base address +0x02 Timern_Count_ Preset A TIMERn_STOP O Timer Stop Control Write 1 to start. Base address +0x02 Timern_Start_ and_Stop TIMERn_START O Timer Maximum Count. Final count value (when counting up). Starting count value (when counting down). Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field. Timer Stop Control Write 1 to stop. Timer Start Control Write 1 to start.					0100 = MCLK1 1100 = GPIO1
+0x02 Timern_Count_ Preset Base address +0x06 Timern_Start_ and_Stop COUNT[31:0]0000 Final count value (when counting up). Starting count value (when counting down). Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field. Timer Stop Control Write 1 to stop. Timer Start Control Write 1 to start.					0101 = MCLK2 1101 = GPIO2
+0x02 Timern_Count_ Preset Base address +0x06 Timern_Start_ and_Stop COUNT[31:0]0000 Final count value (when counting up). Starting count value (when counting down). Timer must be stopped (TIMERn_RUNNING_STS = 0) when updating this field. Timer Stop Control Write 1 to stop. Timer Start Control Write 1 to start.	Base address	31:0		0x0000	Timer Maximum Count.
Timer n_Count_ Preset Base address +0x06 Timer n_Start_ and_Stop Timer nust be stopped (TIMERn_RUNNING_STS = 0) when updating this field. Timer stop Control Write 1 to stop. Timer Start Control Write 1 to start.	+0x02		COUNT[31:0]	_0000	Final count value (when counting up). Starting count value (when counting down).
Base address +0x06	Timern_Count_				
+0x06 Write 1 to stop. Timern_Start_ and_Stop 0 TIMERn_START 0 Timer Start Control Write 1 to start.					
Timern_Start_ o TIMERn_START 0 Timer Start Control Write 1 to start.		4	TIMER <i>n_</i> STOP		
and_Stop Write 1 to start.					·
- Write 1 to start.		0	TIMER <i>n_</i> START		
If the timer is already running, it restarts from its initial value.	and_otop				
					If the timer is already running, it restarts from its initial value.



Table 4-40. General-Purpose Timer (TIMERn) Control (Cont.)

Register Address	Bit	Label	Default	Description
Base address	0	TIMERn_	0	Timer Running Status
+0x08		RUNNING_STS		0 = Timer stopped
Timern_Status				1 = Timer running
Base address +0x0A	31:0	TIMERn_CUR_ COUNT[31:0]	0x0000	Timer Current Count value
Timer <i>n_</i> Count_ Readback				
Base address	15:0	TIMERn_	0x0000	Timer Reference Frequency Select (DSPCLK source)
+0x0C		DSPCLK_FREQ_		Coded as LSB = 1/64 MHz, Valid from 5.6 MHz to 148 MHz.
Timern_DSP_ Clock_Config		SEL[15:0]		The timer reference frequency must be less than or equal to the DSPCLK frequency. The timer reference is generated by division of DSPCLK, and may differ from the selected frequency. The timer reference frequency can be read from TIMER n_DSPCLK_FREQ_STS.
				Timer must be stopped (TIMER <i>n</i> _RUNNING_STS=0) when updating this field.
Base address	15:0	TIMERn_	0x0000	Timer Reference Frequency (Read only)
+0x0E		DSPCLK_FREQ_		Only valid when DSPCLK is the selected clock source.
Timer <i>n</i> _DSP_ Clock_Status		STS[15:0]		Coded as LSB = 1/64 MHz.

4.5.4 DSP GPIO

The DSP GPIO function provides an advanced I/O capability, supporting the requirements of the CS47L90 as a multipurpose sensor hub.

4.5.4.1 **Overview**

The CS47L90 supports up to 38 GPIO pins, which can be assigned to application-specific functions. There are 8 dedicated GPIO pins; the remaining 30 GPIOs are implemented as alternate functions to a pin-specific capability.

The GPIOs can be used to provide status outputs and control signals to external hardware; the supported functions include interrupt output, FLL clock output, accessory detection status, and S/PDIF or PWM-coded audio channels; see Section 4.15.

The GPIOs can support miscellaneous logic input and output, interfacing directly with the integrated DSPs, or with the host application software. A basic level of I/O functionality is described in Section 4.15, under the configuration where GPn_{-} FN = 0x001. The GPn_{-} FN field selects the functionality for the respective pin, $GPIOn_{-}$

The DSP GPIO pins are accessed using maskable sets of I/O control registers; this allows the selected combinations of GPIOs to be controlled with ease, regardless of how the allocation of GPIO pins has been implemented in hardware. In a typical use case, one GPIO mask is defined for each DSP, or for each functional process; this provides a highly efficient mechanism for each DSP to independently access the respective input and output signals.

4.5.4.2 DSP GPIO Control

The DSP GPIO function is selected by setting $GPn_FN = 0x002$ for the respective GPIO pin (where n identifies the applicable GPIOn pin).

Each DSP GPIO is controlled using bits that determine the direction (input/output) and the logic state (0/1) of the pin. These bits are replicated in eight control sets; each which can determine the logic level of any DSP GPIO.

Mask bits are provided within each control set, to determine which of the control sets has control of each DSP GPIO. To avoid logic contention, a DSP GPIO output must be controlled (unmasked) in a maximum of one control set at any time.

Note that write access to the direction control bits (DSPGPn_SETx_DIR) and level control bits (DSPGPn_SETx_LVL) is only valid when the channel (DSPGPn) is unmasked in the respective control set. Writes to these fields are implemented for the unmasked DSP GPIOs, and are ignored in respect of the masked DSP GPIOs. Note that the level control bits (DSPGPn_SETx_LVL) provide output level control only—they cannot be used to read the status of DSP GPIO inputs.



The logic level of the unmasked DSP GPIO outputs in any control set can be configured using a single register write. (GPIOs 1 to 32 are set in a single operation; a separate write is required for GPIOs 33 to 38.) Writing to the output level control registers determines the logic level of the unmasked DSP GPIOs in that set only; all other outputs are unaffected.

DSP GPIO status bits are provided, indicating the logic level of every input or output pin that is configured as a DSP GPIO. The DSPGPn_STS bits also provide logic-level indication for any pin that is configured as a GPIO input, with GPn_FN = 0x001.Note that there is only one set of DSP GPIO status bits.

The status bits indicate the logic level of the DSP GPIO outputs. The respective pins are driven as outputs if configured as a DSP GPIO output, and unmasked in one of the control sets. Note that a DSP GPIO continues to be driven as an output, even if the mask bit is subsequently asserted in that set. The pin only ceases to be driven if it is configured as a DSP GPIO input and is unmasked in one of the control sets, or if the pin is configured as an input under a different GP*n*_FN field selection.

4.5.4.3 Common Functions to Standard GPIOs

The DSP GPIO functions are implemented alongside the standard GPIO capability, providing an alternative method of maskable I/O control for all of the GPIO pins. The DSP GPIO control bits in the register map are implemented in a manner that supports efficient read/write access for multiple GPIOs at once.

The DSP GPIO logic is shown in Fig. 4-35, which also shows the control fields relating to the standard GPIO.

The DSP GPIO function is selected by setting $GPn_FN = 0x002$ for the respective GPIO pin. Integrated pull-up and pull-down resistors are provided on each GPIO pin, which are also valid for DSP GPIO function. A bus keeper function is supported on the GPIO pins; this is enabled using the respective pull-up and pull-down control bits. The bus keeper function holds the logic level unchanged whenever the pin is undriven (e.g., if the signal is tristated). See Table 4-99 for details of the GPIO pull-up and pull-down control bits.



4.5.4.4 DSP GPIO Block Diagram and Control Registers




Figure 4-35. DSP GPIO Control

The control registers associated with the DSP GPIO are described in Table 4-41.



Table 4-41. DSP GPIO Control

Register Address	Bit	Label	Default	Description
R315392 (0x4_D000)	31	DSPGP32_STS	0	DSPGP32 Status
DSPGP_Status_1		_		Valid for DSPGP input and output
	30	DSPGP31_STS	0	DSPGP31 Status
	29	DSPGP30_STS	0	DSPGP30 Status
	28	DSPGP29_STS	0	DSPGP29 Status
	27	DSPGP28_STS	0	DSPGP28 Status
	26	DSPGP27_STS	0	DSPGP27 Status
	25	DSPGP26_STS	0	DSPGP26 Status
		DSPGP25_STS	0	DSPGP25 Status
	23	DSPGP24_STS	0	DSPGP24 Status
	22	DSPGP23_STS	0	DSPGP23 Status
	21	DSPGP22_STS	0	DSPGP22 Status
	20	DSPGP21_STS	0	DSPGP21 Status
	19	DSPGP20_STS	0	DSPGP20 Status
	18	DSPGP19_STS	0	DSPGP19 Status
	17	DSPGP18_STS	0	DSPGP18 Status
	16	DSPGP17_STS	0	DSPGP17 Status
	15	DSPGP16_STS	0	DSPGP16 Status
	14	DSPGP15_STS	0	DSPGP15 Status
	13	DSPGP14_STS	0	DSPGP14 Status
	12	DSPGP13_STS	0	DSPGP13 Status
	11	DSPGP12_STS	0	DSPGP12 Status
	10	DSPGP11_STS	0	DSPGP11 Status
	9	DSPGP10_STS	0	DSPGP10 Status
	8	DSPGP9_STS	0	DSPGP9 Status
	7	DSPGP8_STS	0	DSPGP8 Status
	6	DSPGP7_STS	0	DSPGP7 Status
	5	DSPGP6_STS	0	DSPGP6 Status
	4	DSPGP5_STS	0	DSPGP5 Status
	3	DSPGP4_STS	0	DSPGP4 Status
	2	DSPGP3_STS	0	DSPGP3 Status
	1	DSPGP2_STS	0	DSPGP2 Status
	0	DSPGP1_STS	0	DSPGP1 Status
R315394 (0x4_D002)	5	DSPGP38_STS	0	DSPGP38 Status
DSPGP_Status_2	4	DSPGP37_STS	0	DSPGP37 Status
	3	DSPGP36_STS	0	DSPGP36 Status
	2	DSPGP35_STS	0	DSPGP35 Status
	1	DSPGP34_STS	0	DSPGP34 Status
	0	DSPGP33_STS	0	DSPGP33 Status



Table 4-41. DSP GPIO Control (Cont.)

Register Address	Bit	Label	Default	Description
R315424 (0x4_D020)	31	DSPGP32_SETn_MASK	1	DSP SETn GPIO32 Mask Control
DSPGP_SET1_Mask_1				0 = Unmasked
R315456 (0x4_D040)				1 = Masked
DSPGP_SET2_Mask_1				A GPIO pin should be unmasked in a maximum of one SET at any time.
R315488 (0x4_D060)	30	DSPGP31_SETn_MASK	1	DSP SETn GPIO31 Mask Control
DSPGP_SET3_Mask_1	29	DSPGP30_SETn_MASK	1	DSP SETn GPIO30 Mask Control
R315520 (0x4_D080) DSPGP_SET4_Mask_1	28	DSPGP29_SETn_MASK	1	DSP SETn GPIO29 Mask Control
R315552 (0x4_D0A0)	27	DSPGP28_SETn_MASK	1	DSP SETn GPIO28 Mask Control
DSPGP_SET5_Mask_1	26	DSPGP27_SETn_MASK	1	DSP SETn GPIO27 Mask Control
R315584 (0x4 D0C0)	25	DSPGP26_SETn_MASK	1	DSP SETn GPIO26 Mask Control
DSPGP_SET6_Mask_1	24	DSPGP25_SETn_MASK	1	DSP SETn GPIO25 Mask Control
R315616 (0x4_D0E0)	23	DSPGP24_SETn_MASK	1	DSP SETn GPIO24 Mask Control
DSPGP_SET7_Mask_1	22	DSPGP23_SETn_MASK	1	DSP SETn GPIO23 Mask Control
R315648 (0x4_D100)	21	DSPGP22_SETn_MASK	1	DSP SETn GPIO22 Mask Control
DSPGP_SET8_Mask_1	20	DSPGP21_SETn_MASK	1	DSP SETn GPIO21 Mask Control
	19	DSPGP20_SETn_MASK	1	DSP SETn GPIO20 Mask Control
	18	DSPGP19_SETn_MASK	1	DSP SETn GPIO19 Mask Control
	17	DSPGP18_SETn_MASK	1	DSP SETn GPIO18 Mask Control
	16	DSPGP17_SETn_MASK	1	DSP SETn GPIO17 Mask Control
	15	DSPGP16_SETn_MASK	1	DSP SETn GPIO16 Mask Control
	14	DSPGP15_SETn_MASK	1	DSP SETn GPIO15 Mask Control
	13	DSPGP14_SETn_MASK	1	DSP SETn GPIO14 Mask Control
	12	DSPGP13_SETn_MASK	1	DSP SETn GPIO13 Mask Control
	11	DSPGP12_SETn_MASK	1	DSP SETn GPIO12 Mask Control
	10	DSPGP11_SETn_MASK	1	DSP SETn GPIO11 Mask Control
	9	DSPGP10_SETn_MASK	1	DSP SETn GPIO10 Mask Control
	8	DSPGP9_SETn_MASK	1	DSP SETn GPIO9 Mask Control
	7	DSPGP8_SETn_MASK	1	DSP SETn GPIO8 Mask Control
	6	DSPGP7_SETn_MASK	1	DSP SETn GPIO7 Mask Control
	5	DSPGP6_SETn_MASK	1	DSP SETn GPIO6 Mask Control
	4	DSPGP5_SETn_MASK	1	DSP SETn GPIO5 Mask Control
	3	DSPGP4_SETn_MASK	1	DSP SETn GPIO4 Mask Control
	2	DSPGP3_SETn_MASK	1	DSP SETn GPIO3 Mask Control
	1	DSPGP2_SETn_MASK	1	DSP SETn GPIO2 Mask Control
	0	DSPGP1_SETn_MASK	1	DSP SETn GPIO1 Mask Control
R315426 (0x4_D022)	5	DSPGP38_SETn_MASK	1	DSP SETn GPIO38 Mask Control
DSPGP_SET1_Mask_2	4	DSPGP37_SETn_MASK	1	DSP SETn GPIO37 Mask Control
R315458 (0x4_D042)	3	DSPGP36_SETn_MASK	1	DSP SETn GPIO36 Mask Control
DSPGP_SET2_Mask_2	2	DSPGP35_SETn_MASK	1	DSP SETn GPIO35 Mask Control
R315490 (0x4_D062) DSPGP_SET3_Mask_2	1	DSPGP34_SETn_MASK	1	DSP SETn GPIO34 Mask Control
R315522 (0x4_D082)	0	DSPGP33_SETn_MASK	1	DSP SETn GPIO33 Mask Control
DSPGP_SET4_Mask_2				
R315554 (0x4_D0A2)				
DSPGP_SET5_Mask_2				
R315586 (0x4_D0C2) DSPGP_SET6_Mask_2				
R315618 (0x4_D0E2)				
DSPGP_SET7_Mask_2				
R315650 (0x4_D102) DSPGP_SET8_Mask_2				



Table 4-41. DSP GPIO Control (Cont.)

Register Address	Bit	Label	Default	Description
R315432 (0x4_D028)	31	DSPGP32_SETn_DIR	1	DSP SETn GPIO32 Direction Control
DSPGP_SET1_Direction_1				0 = Output
R315464 (0x4_D048)				1 = Input
DSPGP_SET2_Direction_1	30	DSPGP31_SETn_DIR	1	DSP SETn GPIO31 Direction Control
R315496 (0x4_D068)	29	DSPGP30_SETn_DIR	1	DSP SETn GPIO30 Direction Control
DSPGP_SET3_Direction_1 -	28	DSPGP29 SETn DIR	1	DSP SETn GPIO29 Direction Control
R315528 (0x4_D088)	27	DSPGP28_SETn_DIR	1	DSP SETn GPIO28 Direction Control
R315560 (0x4 D0A8)		DSPGP27_SETn_DIR	1	DSP SETn GPIO27 Direction Control
	25	DSPGP26_SETn_DIR	1	DSP SETn GPIO26 Direction Control
		DSPGP25_SETn_DIR	1	DSP SETn GPIO25 Direction Control
		DSPGP24_SETn_DIR	1	DSP SETn GPIO24 Direction Control
		DSPGP23_SETn_DIR	1	DSP SETn GPIO23 Direction Control
DSPGP_SET7_Direction_1		DSPGP22_SETn_DIR	1	DSP SETn GPIO22 Direction Control
R315656 (0x4_D108)		DSPGP21_SETn_DIR	1	DSP SETn GPIO21 Direction Control
DSPGP_SET8_Direction_1		DSPGP20_SETn_DIR	1	DSP SETn GPIO20 Direction Control
<u> </u>		DSPGP19_SETn_DIR	1	DSP SETn GPIO19 Direction Control
<u> </u>		DSPGP18 SETn DIR	1	DSP SETn GPIO18 Direction Control
		DSPGP17_SETn_DIR	1	DSP SETn GPIO17 Direction Control
I L		DSPGP16_SETn_DIR	1	DSP SETn GPIO16 Direction Control
I L		DSPGP15_SETn_DIR	1	DSP SETn GPIO15 Direction Control
L		DSPGP14_SETn_DIR	1	DSP SETn GPIO14 Direction Control
		DSPGP13_SETn_DIR	1	DSP SETn GPIO13 Direction Control
		DSPGP12_SETn_DIR	1	DSP SETn GPIO12 Direction Control
<u> </u>		DSPGP11_SETn_DIR	1	DSP SETn GPIO11 Direction Control
		DSPGP10_SETn_DIR	1	DSP SETn GPIO10 Direction Control
		DSPGP9_SETn_DIR	1	DSP SETn GPIO9 Direction Control
		DSPGP8_SETn_DIR	1	DSP SETn GPIO8 Direction Control
		DSPGP7_SETn_DIR	1	DSP SETn GPIO7 Direction Control
		DSPGP6_SETn_DIR	1	DSP SETn GPIO6 Direction Control
		DSPGP5_SETn_DIR	1	DSP SETn GPIO5 Direction Control
		DSPGP4_SETn_DIR	1	DSP SETn GPIO3 Direction Control
		DSPGP4_SETI_DIR	1	DSP SETn GPIO4 Direction Control
				DSP SETh GPIO3 Direction Control
-		DSPGP2_SETn_DIR DSPGP1_SETn_DIR	1	DSP SETH GPIO2 Direction Control
R315434 (0x4 D02A)		DSPGP1_SETI_DIR DSPGP38_SETI_DIR	1	DSP SETh GPIO3 Direction Control
DSPGP_SET1_Direction_2			1	
R315466 (0x4_D04A)		DSPGP37_SETn_DIR	1	DSP SETn GPIO37 Direction Control
DSPGP_SET2_Direction_2		DSPGP36_SETn_DIR	1	DSP SETn GPIO36 Direction Control
R315498 (0x4_D06A)		DSPGP35_SETn_DIR		DSP SETn GPI035 Direction Control
DSPGP_SET3_Direction_2 -		DSPGP34_SETn_DIR	1	DSP SETn GPI034 Direction Control
R315530 (0x4 D08A)	0	DSPGP33_SETn_DIR	1	DSP SETn GPIO33 Direction Control
DSPGP_SET4_Direction_2				
R315562 (0x4_D0AA)				
DSPGP_SET5_Direction_2				
R315594 (0x4_D0CA)				
DSPGP_SET6_Direction_2				
R315626 (0x4_D0EA)				
DSPGP_SET7_Direction_2				
R315658 (0x4_D10A) DSPGP_SET8_Direction_2				



Table 4-41. DSP GPIO Control (Cont.)

Register Address	Bit	Label	Default	Description
R315440 (0x4_D030)	31	DSPGP32_SETn_LVL	0	DSP SETn GPIO32 Output Level
DSPGP_SET1_Level_1				0 = Logic 0
R315472 (0x4_D050)				1 = Logic 1
DSPGP_SET2_Level_1	30	DSPGP31_SETn_LVL	0	DSP SETn GPIO31 Output Level
R315504 (0x4_D070)	29	DSPGP30_SETn_LVL	0	DSP SETn GPIO30 Output Level
DSPGP_SET3_Level_1 R315536 (0x4_D090)	28	DSPGP29_SETn_LVL	0	DSP SETn GPIO29 Output Level
DSPGP_SET4_Level_1	27	DSPGP28_SETn_LVL	0	DSP SETn GPIO28 Output Level
R315568 (0x4_D0B0)	26	DSPGP27_SETn_LVL	0	DSP SETn GPIO27 Output Level
DSPGP_SET5_Level_1	25	DSPGP26_SETn_LVL	0	DSP SETn GPIO26 Output Level
R315600 (0x4_D0D0)	24	DSPGP25_SETn_LVL	0	DSP SETn GPIO25 Output Level
DSPGP_SET6_Level_1	23	DSPGP24_SETn_LVL	0	DSP SETn GPIO24 Output Level
R315632 (0x4_D0F0)	22	DSPGP23_SETn_LVL	0	DSP SETn GPIO23 Output Level
DSPGP_SET7_Level_1	21	DSPGP22_SETn_LVL	0	DSP SETn GPIO22 Output Level
R315664 (0x4_D110)	20	DSPGP21_SETn_LVL	0	DSP SETn GPIO21 Output Level
DSPGP_SET8_Level_1	19	DSPGP20_SETn_LVL	0	DSP SETn GPIO20 Output Level
	18	DSPGP19_SETn_LVL	0	DSP SETn GPIO19 Output Level
	17	DSPGP18_SETn_LVL	0	DSP SETn GPIO18 Output Level
	16	DSPGP17_SETn_LVL	0	DSP SETn GPIO17 Output Level
	15	DSPGP16_SETn_LVL	0	DSP SETn GPIO16 Output Level
	14	DSPGP15_SETn_LVL	0	DSP SETn GPIO15 Output Level
	13	DSPGP14_SETn_LVL	0	DSP SETn GPIO14 Output Level
	12	DSPGP13_SETn_LVL	0	DSP SETn GPIO13 Output Level
	11	DSPGP12_SETn_LVL	0	DSP SETn GPIO12 Output Level
	10	DSPGP11_SETn_LVL	0	DSP SETn GPIO11 Output Level
	9	DSPGP10_SETn_LVL	0	DSP SETn GPIO10 Output Level
	8	DSPGP9_SETn_LVL	0	DSP SETn GPIO9 Output Level
	7	DSPGP8_SETn_LVL	0	DSP SETn GPIO8 Output Level
	6	DSPGP7_SETn_LVL	0	DSP SETn GPIO7 Output Level
	5	DSPGP6_SETn_LVL	0	DSP SETn GPIO6 Output Level
	4	DSPGP5_SETn_LVL	0	DSP SETn GPIO5 Output Level
	3	DSPGP4_SETn_LVL	0	DSP SETn GPIO4 Output Level
	2	DSPGP3_SETn_LVL	0	DSP SETn GPIO3 Output Level
	1	DSPGP2_SETn_LVL	0	DSP SETn GPIO2 Output Level
	0	DSPGP1_SETn_LVL	0	DSP SETn GPIO1 Output Level
R315442 (0x4_D032)	5	DSPGP38_SETn_LVL	0	DSP SETn GPIO38 Output Level
DSPGP_SET1_Level_2	4	DSPGP37_SETn_LVL	0	DSP SETn GPIO37 Output Level
R315474 (0x4_D052)	3	DSPGP36_SETn_LVL	0	DSP SETn GPIO36 Output Level
DSPGP_SET2_Level_2	2	DSPGP35_SETn_LVL	0	DSP SETn GPIO35 Output Level
R315506 (0x4_D072) DSPGP_SET3_Level_2	1	DSPGP34_SETn_LVL	0	DSP SETn GPIO34 Output Level
R315538 (0x4_D092)	0	DSPGP33_SETn_LVL	0	DSP SETn GPIO33 Output Level
DSPGP_SET4_Level_2				
R315570 (0x4_D0B2)				
DSPGP_SET5_Level_2				
R315602 (0x4_D0D2)				
DSPGP_SET6_Level_2				
R315634 (0x4_D0F2)				
DSPGP_SET7_Level_2				
R315666 (0x4_D112)				
DSPGP_SET8_Level_2				

4.6 Ambient Noise Cancelation

The ANC processor within the CS47L90 provides the capability to improve the intelligibility of a voice call by using destructive interference to reduce the acoustic energy of the ambient sound. The stereo ANC capability supports a wide variety of headset/handset applications.



The ANC processor is configured using parameters that are determined during product development and downloaded to the CS47L90. The configuration settings are specific to the acoustic properties of the target application. The primary acoustic elements in an application are typically the microphones and the speaker, but other components such as the plastics and the PCBs also have significant importance to the acoustic coefficient data.

Note that the ANC configuration parameters are application-specific, and must be recalculated following any change in the design of the acoustic elements of that application. Any mismatch between the acoustic coefficient data and the target application gives inferior ANC performance.

The signal path configuration settings are adjusted during product calibration to compensate for component tolerances. Also, calibration allows DC offsets in the earpiece output path to be measured and compensated, thus reducing power consumption and minimizing any pops and clicks in the output signal path.

The ANC processor employs stereo digital circuits to process the ambient noise (microphone) signals; the noise input paths (analog or digital) are selected as described in Table 4-9. The selected sources are filtered and processed in accordance with the acoustic parameters programmed into the CS47L90. The resulting noise cancelation signals can be mixed with the output signal paths using the fields described in Table 4-80.

Noise cancelation is applied selectively to different audio-frequency bands; a low-frequency limiter ensures that the ANC algorithms deliver noise reduction in the most sensitive frequency bands, without introducing distortion in other frequency bands.

The ANC processor is adaptive to different ambient noise levels in order to provide the most natural sound at the headphone audio output. The stereo ANC signal processing supports a very high level of noise cancelation capability for a wide variety of headset/handset applications. It also incorporates a noise gating function, which ensures that the noise cancelation performance is optimized across a wide range of input signal conditions.

Note that the ANC configuration data is lost whenever the DCVDD power domain is removed; the ANC configuration data must be downloaded to the CS47L90 each time the device is powered up.

The procedure for configuring the CS47L90 ANC functions is tailored to each customer's application; please contact your Cirrus Logic representative for more details.

4.7 Digital Audio Interface

The CS47L90 provides four audio interfaces, AIF1–AIF4. Each interface is independently configurable on the respective transmit (TX) and receive (RX) paths. AIF1 and AIF2 support up to eight channels of input and output signal paths; AIF3 and AIF4 support up to two channels of input and output signal paths.

The data sources for the audio interface transmit (TX) paths can be selected from any of the CS47L90 input signal paths, or from the digital-core processing functions. The audio interface receive (RX) paths can be selected as inputs to any of the digital-core processing functions or digital-core outputs. See Section 4.3 for details of the digital-core routing options.

The digital audio interfaces provide flexible connectivity for multiple processors and other audio devices. Typical connections include applications processor, baseband processor, and wireless transceiver. Note that the SLIMbus interface also provides digital audio input/output paths, providing options for additional interfaces. A typical configuration is shown in Fig. 4-36.

The audio interface AIF1 and AIF2 are referenced to DBVDD1 and DBVDD2 respectively; interfaces AIF3 and AIF4 are referenced to DBVDD3. This enables the CS47L90 to connect easily between application subsystems on different voltage domains.






Figure 4-36. Typical AIF Connections

In the general case, the digital audio interface uses four pins:

- TXDAT: data outputRXDAT: data input
- · BCLK: bit clock, for synchronization
- LRCLK: left/right data-alignment clock

In Master Mode, the clock signals BCLK and LRCLK are outputs from the CS47L90. In Slave Mode, these signals are inputs, as shown in Section 4.7.1.

The following interface formats are supported on AIF1-AIF4:

- DSP Mode A.
- DSP Mode B
- I²S
- Left-justified

The left-justified and DSP-B formats are valid in Master Mode only (i.e., BCLK and LRCLK are outputs from the CS47L90). These modes cannot be supported in Slave Mode.

The audio interface formats are described in Section 4.7.2. The bit order is MSB-first in each case. Mono PCM operation can be supported using the DSP modes. Refer to Table 3-16 through Table 3-18 for signal timing information.

For typical applications, AIF data is encoded in 2's complement (signed, fixed-point) format. This format is compatible with all of the digital mixing and signal-processing functions on the CS47L90. Other data types, including floating point formats, can be supported using the DFCs. Note that, if unsigned or floating point data is present within the digital core, some restrictions on the valid signal routing options apply—see Section 4.3.13.



4.7.1 Master and Slave Mode Operation

The CS47L90 digital audio interfaces can operate as a master or slave, as shown in Fig. 4-37 and Fig. 4-38. The associated control bits are described in Section 4.8.




Figure 4-37. Master Mode

Figure 4-38. Slave Mode

4.7.2 Audio Data Formats

The CS47L90 digital audio interfaces can be configured to operate in I²S, left-justified, DSP-A, or DSP-B interface modes. Note that left-justified and DSP-B modes are valid in Master Mode only (i.e., BCLK and LRCLK are outputs from the CS47L90).

The digital audio interfaces also provide flexibility to support multiple slots of audio data within each LRCLK frame. This flexibility allows multiple audio channels to be supported within a single LRCLK frame.

The data formats described in this section are generic descriptions, assuming only one stereo pair of audio samples per LRCLK frame. In these cases, the AIF is configured to transmit (or receive) in the first available position in each frame (i.e., the Slot 0 position).

The options for multichannel operation are described in Section 4.7.3.

The audio data modes supported by the CS47L90 are described as follows. Note that the polarity of the BCLK and LRCLK signals can be inverted if required; the following descriptions all assume the default, noninverted polarity of these signals.

- In DSP modes, the left channel MSB is available on either the first (Mode B) or second (Mode A) rising edge of BCLK following a rising edge of LRCLK. Right-channel data immediately follows left channel data. Depending on word length, BCLK frequency, and sample rate, there may be unused BCLK cycles between the LSB of the right channel data and the next sample.
 - In Master Mode, the LRCLK output resembles the frame pulse shown in Fig. 4-39 and Fig. 4-40. In Slave Mode, it is possible to use any length of frame pulse less than 1/Fs, providing the falling edge of the frame pulse occurs at least one BCLK period before the rising edge of the next frame pulse.

PCM operation is supported in DSP interface mode. CS47L90 data that is output on the left channel is read as mono data by the receiving equipment. Mono PCM data received by the CS47L90 is treated as left-channel data. This may be routed to the left/right playback paths using the control fields described in Section 4.3.



DSP Mode A data format is shown in Fig. 4-39.




Figure 4-39. DSP Mode A Data Format

DSP Mode B data format is shown in Fig. 4-40.




Figure 4-40. DSP Mode B Data Format

In I²S Mode, the MSB is available on the second rising edge of BCLK following a LRCLK transition. The other bits
up to the LSB are then transmitted in order. Depending on word length, BCLK frequency, and sample rate, there
may be unused BCLK cycles between the LSB of one sample and the MSB of the next.
 I²S Mode data format is shown in Fig. 4-41.




Figure 4-41. I2S Data Format (Assuming n-Bit Word Length)

In Left-Justified Mode, the MSB is available on the first rising edge of BCLK following a LRCLK transition. The other
bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency, and sample rate, there
may be unused BCLK cycles before each LRCLK transition.

Left-Justified Mode data format is shown in Fig. 4-42.




Figure 4-42. Left-Justified Data Format (Assuming n-Bit Word Length)



4.7.3 AIF Time-Slot Configuration

Digital audio interfaces AIF1 and AIF2 support multichannel operation, with up to eight channels of input and output in each case. A high degree of flexibility is provided to define the position of the audio samples within each LRCLK frame; the audio channel samples may be arranged in any order within the frame.

AIF3 and AIF4 also provide flexible configuration options, but these interfaces support only one stereo input and one stereo output path.

Note that, on each interface, all input and output channels must operate at the same sample rate (Fs).

Each audio channel can be enabled or disabled independently on the transmit (TX) and receive (RX) signal paths. For each enabled channel, the audio samples are assigned to one time slot within the LRCLK frame.

In DSP modes, the time slots are ordered consecutively from the start of the LRCLK frame. In I²S and left-justified modes, the even-numbered time slots are arranged in the first half of the LRCLK frame, and the odd-numbered time slots are arranged in the second half of the frame.

The time slots are assigned independently for the transmit (TX) and receive (RX) signal paths. There is no requirement to assign every available time slot to an audio sample; slots may be left unused, if desired. Care is required, however, to ensure that no time slot is allocated to more than one audio channel.

The number of BCLK cycles within a slot is configurable; this is the slot length. The number of valid data bits within a slot is also configurable; this is the word length. The number of BCLK cycles per LRCLK frame must be configured; it must be ensured that there are enough BCLK cycles within each LRCLK frame to transmit or receive all of the enabled audio channels.

Examples of the AIF time-slot configurations are shown in Fig. 4-43 through Fig. 4-46. One example is shown for each of the four possible data formats.

Fig. 4-43 shows an example of DSP Mode A format. Four enabled audio channels are shown, allocated to time slots 0 through 3.




Figure 4-43. DSP Mode A Example



Fig. 4-44 shows an example of DSP Mode B format. Six enabled audio channels are shown, with time slots 4 and 5 unused.




Figure 4-44. DSP Mode B Example

Fig. 4-45 shows an example of I2S format. Four enabled channels are shown, allocated to time slots 0 through 3.




Figure 4-45. I²S Example

Fig. 4-46 shows an example of left-justified format. Six enabled channels are shown.




Figure 4-46. Left-Justified Example



4.7.4 TDM Operation Between Three or More Devices

The AIF operation described in Section 4.7.3 illustrates how multiple audio channels can be interleaved on a single TXDAT or RXDAT pin. The interface uses TDM to allocate time periods to each audio channel in turn.

This form of TDM is implemented between two devices, using the electrical connections shown Fig. 4-37 or Fig. 4-38.

It is also possible to implement TDM between three or more devices. This allows one codec to receive audio data from two other devices simultaneously on a single audio interface, as shown in Fig. 4-47, Fig. 4-48, and Fig. 4-49.

The CS47L90 provides full support for TDM operation. The TXDAT pin can be tristated when not transmitting data, in order to allow other devices to transmit on the same wire. The behavior of the TXDAT pin is configurable, to allow maximum flexibility to interface with other devices in this way.

Typical configurations of TDM operation between three devices are shown in Fig. 4-47, Fig. 4-48, and Fig. 4-49.




Figure 4-47. TDM with CS47L90 as Master




Figure 4-48. TDM with Other Codec as Master






Figure 4-49. TDM with Processor as Master

Note: The CS47L90 is a 24-bit device. If the user operates the CS47L90 in 32-Bit Mode, the 8 LSBs are ignored on the receiving side and not driven on the transmitting side. It is therefore recommended to add a pull-down resistor if necessary to the RXDAT line and the TXDAT line in TDM mode.

4.8 Digital Audio Interface Control

This section describes the configuration of the CS47L90 digital audio interface paths.

AIF1 and AIF2 support up to eight input signal paths and up to eight output signal paths; AIF3 and AIF4 support up to two channels of input and output signal paths. The digital audio interfaces can be configured as master or slave interfaces; mixed master/slave configurations are also possible.

Each input and output signal path can be independently enabled or disabled. The AIF output (TX) and AIF input (RX) paths use shared BCLK and LRCLK control signals.

The digital audio interface supports flexible data formats, selectable word length, configurable time-slot allocations, and TDM tristate control.

The AIF1 and AIF3 interfaces provide full support for 32-bit data words (input and output). Audio data samples up to 32 bits can be routed to the AIF1, AIF3, SLIMbus, and S/PDIF outputs. Note that other signal paths and signal-processing blocks within the digital core are limited to 24-bit data length; data samples are truncated to 24-bit length if they are routed through any function that does not support 32-bit data words.

The audio interfaces can be reconfigured while enabled, including changes to the LRCLK frame length and the channel time-slot configurations. Care is required to ensure that any on-the-fly reconfiguration does not cause corruption to the active signal paths. Wherever possible, it is recommended to disable all channels before changing the AIF configuration.

4.8.1 AIF Sample-Rate Control

The AIF RX inputs may be selected as input to the digital mixers or signal-processing functions within the CS47L90 digital core. The AIF TX outputs are derived from the respective output mixers.

The sample rate for each digital audio interface AIF n is configured using the respective AIF n_RATE field—see Table 4-26.



Note that sample-rate conversion is required when routing the AIF paths to any signal chain that is asynchronous or configured for a different sample rate.

4.8.2 AIF Pin Configuration

The external connections associated with each digital audio interface (AIF) are implemented on multifunction GPIO pins, which must be configured for the respective AIF functions when required. The AIF connections are pin-specific alternative functions available on specific GPIO pins. See Section 4.15 to configure the GPIO pins for AIF operation.

Integrated pull-up and pull-down resistors can be enabled on the AIF*n*LRCLK, AIF*n*BCLK and AIF*n*RXDAT pins. This is provided as part of the GPIO functionality, and provides a flexible capability for interfacing with other devices. Each pull-up and pull-down resistor can be configured independently using the fields described in Table 4-99.

If the pull-up and pull-down resistors are both enabled, the CS47L90 provides a bus keeper function on the respective pin. The bus-keeper function holds the logic level unchanged whenever the pin is undriven (e.g., if the signal is tristated).

4.8.3 AIF Master/Slave Control

The digital audio interfaces can operate in master or slave modes and also in mixed master/slave configurations. In Master Mode, the BCLK and LRCLK signals are generated by the CS47L90 when any of the respective digital audio interface channels is enabled. In Slave Mode, these outputs are disabled by default to allow another device to drive these pins.

Master Mode is selected on the AIF*n*BCLK pin by setting AIF*n*_BCLK_MSTR. In Master Mode, the AIF*n*BCLK signal is generated by the CS47L90 when one or more AIF*n* channels is enabled.

If the AIF*n*_BCLK_FRC bit is set in BCLK Master Mode, the AIF*n*BCLK signal is output at all times, including when none of the AIF*n* channels is enabled.

The AIF nBCLK signal can be inverted in master or slave modes using the AIF n_BCLK_INV bit.

Master Mode is selected on the AIF*n*LRCLK pin by setting AIF*n*_LRCLK_MSTR. In Master Mode, the AIF*n*LRCLK signal is generated by the CS47L90 when one or more AIF*n* channels is enabled.

If AIF*n*_LRCLK_FRC is set in LRCLK Master Mode, the AIF*n*LRCLK signal is output at all times, including when none of the AIF*n* channels is enabled. Note that AIF*n*LRCLK is derived from AIF*n*BCLK, and an internal or external AIF*n*BCLK signal must be present to generate AIF*n*LRCLK.

The AIF nLRCLK signal can be inverted in master or slave modes using the AIF n LRCLK INV bit.

The timing of the AIF*n*LRCLK signal is selectable using AIF*n*_LRCLK_ADV. If this bit is set, the LRCLK signal transition is advanced to the previous BCLK phase (as compared with the default behavior). Further details of this option, and conditions for valid use cases, are described in Section 4.8.3.1.

The AIF1 master/slave control registers are described in Table 4-42.

Table 4-42. AIF1 Master/Slave Control

Register Address	Bit	Label	Default	Description
R1280 (0x0500)		AIF1_	0	AIF1 Audio Interface BCLK Invert
AIF1_BCLK_Ctrl		BCLK_INV		0 = AIF1BCLK not inverted
				1 = AIF1BCLK inverted
	6	AIF1_	0	AIF1 Audio Interface BCLK Output Control
		BCLK_FRC		0 = Normal
				1 = AIF1BCLK always enabled in Master Mode
	5	AIF1_	0	AIF1 Audio Interface BCLK Master Select
		BCLK_ MSTR		0 = AIF1BCLK Slave Mode
				1 = AIF1BCLK Master Mode



Table 4-42. AIF1 Master/Slave Control (Cont.)

Register Address	Bit	Label	Default	Description
R1282 (0x0502)		AIF1_	0	AIF1 Audio Interface LRCLK Advance
AIF1_Rx_Pin_Ctrl		LRCLK_ ADV		0 = Normal
				1 = AIF1LRCLK transition is advanced to the previous BCLK phase
		AIF1_	0	AIF1 Audio Interface LRCLK Invert
		LRCLK_INV		0 = AIF1LRCLK not inverted
				1 = AIF1LRCLK inverted
	-	AIF1_	0	AIF1 Audio Interface LRCLK Output Control
		LRCLK_ FRC		0 = Normal
				1 = AIF1LRCLK always enabled in Master Mode
	-	AIF1_	0	AIF1 Audio Interface LRCLK Master Select
		LRCLK_		0 = AIF1LRCLK Slave Mode
		MSTR		1 = AIF1LRCLK Master Mode

The AIF2 master/slave control registers are described in Table 4-43.

Table 4-43. AIF2 Master/Slave Control

Register Address	Bit	Label	Default	Description
R1344 (0x0540)	7	AIF2_BCLK_	0	AIF2 Audio Interface BCLK Invert
AIF2_BCLK_Ctrl		INV		0 = AIF2BCLK not inverted
				1 = AIF2BCLK inverted
		AIF2_BCLK_ FRC	0	AIF2 Audio Interface BCLK Output Control
				0 = Normal
				1 = AIF2BCLK always enabled in Master Mode
	5	AIF2_BCLK_ MSTR	0	AIF2 Audio Interface BCLK Master Select
				0 = AIF2BCLK Slave Mode
				1 = AIF2BCLK Master Mode
R1346 (0x0542)	4	AIF2_ LRCLK_ADV	0	AIF2 Audio Interface LRCLK Advance
AIF2_Rx_Pin_Ctrl				0 = Normal
				1 = AIF2LRCLK transition is advanced to the previous BCLK phase
	2	AIF2_ LRCLK_INV	0	AIF2 Audio Interface LRCLK Invert
				0 = AIF2LRCLK not inverted
				1 = AIF2LRCLK inverted
	1	AIF2_ LRCLK_FRC		AIF2 Audio Interface LRCLK Output Control
				0 = Normal
				1 = AIF2LRCLK always enabled in Master Mode
	0	AIF2_ LRCLK_ MSTR	_	AIF2 Audio Interface LRCLK Master Select
				0 = AIF2LRCLK Slave Mode
				1 = AIF2LRCLK Master Mode

The AIF3 master/slave control registers are described in Table 4-44.

Table 4-44. AIF3 Master/Slave Control

Register Address	Bit	Label	Default	Description
R1408 (0x0580)	7	AIF3_BCLK_	0	AIF3 Audio Interface BCLK Invert
AIF3_BCLK_Ctrl		INV		0 = AIF3BCLK not inverted
				1 = AIF3BCLK inverted
	-	AIF3_BCLK_	0	AIF3 Audio Interface BCLK Output Control
		FRC		0 = Normal
				1 = AIF3BCLK always enabled in Master Mode
	5	AIF3_BCLK_	0	AIF3 Audio Interface BCLK Master Select
		MSTR		0 = AIF3BCLK Slave Mode
				1 = AIF3BCLK Master Mode



Table 4-44. AIF3 Master/Slave Control (Cont.)

Register Address	Bit	Label	Default	Description			
R1410 (0x0582)	4	AIF3_	0	AIF3 Audio Interface LRCLK Advance			
AIF3_Rx_Pin_Ctrl		LRCLK_ADV		0 = Normal			
				1 = AIF3LRCLK transition is advanced to the previous BCLK phase			
	2	AIF3_	0	AIF3 Audio Interface LRCLK Invert			
		LRCLK_INV		0 = AIF3LRCLK not inverted			
				1 = AIF3LRCLK inverted			
	1	AIF3_		AIF3 Audio Interface LRCLK Output Control			
		LRCLK_FRC		0 = Normal			
				1 = AIF3LRCLK always enabled in Master Mode			
	0	AIF3_	0	AIF3 Audio Interface LRCLK Master Select			
		LRCLK_		0 = AIF3LRCLK Slave Mode			
		MSTR		1 = AIF3LRCLK Master Mode			

The AIF4 master/slave control registers are described in Table 4-45.

Table 4-45. AIF4 Master/Slave Control

Register Address	Bit	Label	Default	Description				
R1440 (0x05A0)	7	AIF4_BCLK_	0	AIF4 Audio Interface BCLK Invert				
AIF4_BCLK_Ctrl		INV		0 = AIF4BCLK not inverted				
				1 = AIF4BCLK inverted				
	6	AIF4_BCLK_	0	AIF4 Audio Interface BCLK Output Control				
		FRC		0 = Normal				
				1 = AIF4BCLK always enabled in Master Mode				
	5	AIF4_BCLK_	0	AIF4 Audio Interface BCLK Master Select				
		MSTR		0 = AIF4BCLK Slave Mode				
				1 = AIF4BCLK Master Mode				
R1442 (0x05A2)	4	AIF4_	-	AIF4 Audio Interface LRCLK Advance				
AIF4_Rx_Pin_Ctrl		LRCLK_ADV		0 = Normal				
				1 = AIF4LRCLK transition is advanced to the previous BCLK phase				
	2	AIF4_ LRCLK_INV	-	AIF4 Audio Interface LRCLK Invert				
				0 = AIF4LRCLK not inverted				
				1 = AIF4LRCLK inverted				
	1	AIF4_		AIF4 Audio Interface LRCLK Output Control				
		LRCLK_FRC		0 = Normal				
				1 = AIF4LRCLK always enabled in Master Mode				
	0	AIF4_	0	AIF4 Audio Interface LRCLK Master Select				
		LRCLK_		0 = AIF4LRCLK Slave Mode				
		MSTR		1 = AIF4LRCLK Master Mode				

4.8.3.1 LRCLK Advance

The timing of the AIFnLRCLK signal can be adjusted using AIFn_LRCLK_ADV. If this bit is set, the LRCLK signal transition is advanced to the previous BCLK phase (as compared with the default behavior).

The LRCLK-advance option (AIFn_LRCLK_ADV = 1) is valid for DSP-A mode only, operating in Master Mode.

Note: BCLK inversion must be enabled (AIFn_BCLK_INV = 1) if the LRCLK-advance option is enabled.

The adjusted interface timing (AIFn_LRCLK_ADV = 1), is shown in Fig. 4-50. The left-channel MSB is available on the second rising edge of BCLK, 1.5 BCLK cycles after the LRCLK rising edge—assuming the BCLK output is inverted.






Figure 4-50. LRCLK advance—DSP-A Master Mode

4.8.4 AIF Signal Path Enable

The AIF1 and AIF2 interfaces support up to eight input (RX) channels and up to eight output (TX) channels. Each channel is enabled or disabled using the bits defined in Table 4-46 and Table 4-47.

The AIF3 and AIF4 interfaces support up to two input (RX) channels and up to two output (TX) channels. Each channel is enabled or disabled using the bits defined in Table 4-48 and Table 4-49.

The system clock, SYSCLK, must be configured and enabled before any audio path is enabled. The ASYNCCLK may also be required, depending on the path configuration. See Section 4.17 for details of the system clocks.

The audio interfaces can be reconfigured if enabled, including changes to the LRCLK frame length and the channel time-slot configurations. Care is required to ensure that this on-the-fly reconfiguration does not cause corruption to the active signal paths. Wherever possible, it is recommended to disable all channels before changing the AIF configuration.

The CS47L90 performs automatic checks to confirm that the SYSCLK and ASYNCCLK frequencies are high enough to support the commanded signal paths and processing functions. If the frequency is too low, an attempt to enable an AIF signal path fails. Note that active signal paths are not affected under such circumstances.

The AIF1 signal-path-enable bits are described in Table 4-46.

Table 4-46. AIF1 Signal Path Enable

Register Address	Bit	Label	Default	Description
R1305 (0x0519)	7	AIF1TX8_ENA	0	AIF1 Audio Interface TX Channel 8 Enable
AIF1_Tx_Enables				0 = Disabled
				1 = Enabled
	6	AIF1TX7_ENA	0	AIF1 Audio Interface TX Channel 7 Enable
				0 = Disabled
				1 = Enabled
	5	AIF1TX6_ENA	0	AIF1 Audio Interface TX Channel 6 Enable
				0 = Disabled
				1 = Enabled
	4	AIF1TX5_ENA	0	AIF1 Audio Interface TX Channel 5 Enable
				0 = Disabled
				1 = Enabled
	3	AIF1TX4_ENA	0	AIF1 Audio Interface TX Channel 4 Enable
				0 = Disabled
				1 = Enabled
	2	AIF1TX3_ENA	0	AIF1 Audio Interface TX Channel 3 Enable
				0 = Disabled
				1 = Enabled
	1	AIF1TX2_ENA	0	AIF1 Audio Interface TX Channel 2 Enable
				0 = Disabled
				1 = Enabled
	0	AIF1TX1_ENA	0	AIF1 Audio Interface TX Channel 1 Enable
				0 = Disabled
				1 = Enabled



Table 4-46. AIF1 Signal Path Enable (Cont.)

Register Address	Bit	Label	Default	Description		
R1306 (0x051A)	7	AIF1RX8_ENA	0	AIF1 Audio Interface RX Channel 8 Enable		
AIF1_Rx_Enables				0 = Disabled		
				1 = Enabled		
	6	AIF1RX7_ENA	0	AIF1 Audio Interface RX Channel 7 Enable		
				0 = Disabled		
				1 = Enabled		
	5	AIF1RX6_ENA	0	AIF1 Audio Interface RX Channel 6 Enable		
				0 = Disabled		
				1 = Enabled		
	4	AIF1RX5_ENA	0	AIF1 Audio Interface RX Channel 5 Enable		
				0 = Disabled		
				1 = Enabled		
	3 AIF1RX4_ENA 0 AIF1 Audio Interface RX Channel 4 Enable		AIF1 Audio Interface RX Channel 4 Enable			
				0 = Disabled		
				1 = Enabled		
	2	AIF1RX3_ENA	0	AIF1 Audio Interface RX Channel 3 Enable		
				0 = Disabled		
				1 = Enabled		
	1	AIF1RX2_ENA	0	AIF1 Audio Interface RX Channel 2 Enable		
				0 = Disabled		
				1 = Enabled		
	0	AIF1RX1_ENA	0	AIF1 Audio Interface RX Channel 1 Enable		
				0 = Disabled		
				1 = Enabled		

The AIF2 signal-path-enable bits are described in Table 4-47.

Table 4-47. AIF2 Signal Path Enable

Register Address	Bit	Label	Default	Description
R1369 (0x0559)	7	AIF2TX8_ENA	0	AIF2 Audio Interface TX Channel 8 Enable
AIF2_Tx_Enables				0 = Disabled
				1 = Enabled
	6	AIF2TX7_ENA	0	AIF2 Audio Interface TX Channel 7 Enable
				0 = Disabled
				1 = Enabled
	5	AIF2TX6_ENA	0	AIF2 Audio Interface TX Channel 6 Enable
				0 = Disabled
				1 = Enabled
	4	AIF2TX5_ENA	0	AIF2 Audio Interface TX Channel 5 Enable
				0 = Disabled
				1 = Enabled
	3	AIF2TX4_ENA	0	AIF2 Audio Interface TX Channel 4 Enable
				0 = Disabled
				1 = Enabled
	2	AIF2TX3_ENA	0	AIF2 Audio Interface TX Channel 3 Enable
				0 = Disabled
				1 = Enabled
	1	AIF2TX2_ENA	0	AIF2 Audio Interface TX Channel 2 Enable
				0 = Disabled
				1 = Enabled
	0	AIF2TX1_ENA	0	AIF2 Audio Interface TX Channel 1 Enable
				0 = Disabled
				1 = Enabled



Table 4-47. AIF2 Signal Path Enable (Cont.)

Register Address	Bit	Label	Default	Description	
R1370 (0x055A)	7	AIF2RX8_ENA	0	AIF2 Audio Interface RX Channel 8 Enable	
AIF2_Rx_Enables				0 = Disabled	
				1 = Enabled	
	6	AIF2RX7_ENA	0	AIF2 Audio Interface RX Channel 7 Enable	
				0 = Disabled	
				1 = Enabled	
	5	AIF2RX6_ENA	0	AIF2 Audio Interface RX Channel 6 Enable	
				0 = Disabled	
				1 = Enabled	
	4	AIF2RX5_ENA	0	AIF2 Audio Interface RX Channel 5 Enable	
				0 = Disabled	
				1 = Enabled	
	3 AIF2RX4_ENA 0 AIF2 Audio Interface RX Chann		AIF2 Audio Interface RX Channel 4 Enable		
				0 = Disabled	
				1 = Enabled	
	2	AIF2RX3_ENA	0	AIF2 Audio Interface RX Channel 3 Enable	
				0 = Disabled	
				1 = Enabled	
	1	AIF2RX2_ENA	0	AIF2 Audio Interface RX Channel 2 Enable	
				0 = Disabled	
				1 = Enabled	
	0	AIF2RX1_ENA	0	AIF2 Audio Interface RX Channel 1 Enable	
				0 = Disabled	
				1 = Enabled	

The AIF3 signal-path-enable bits are described in Table 4-48.

Table 4-48. AIF3 Signal Path Enable

Register Address	Bit	Label	Default	Description
R1433 (0x0599)	1	AIF3TX2_ENA	0	AIF3 Audio Interface TX Channel 2 Enable
AIF3_Tx_Enables				0 = Disabled
				1 = Enabled
	0	AIF3TX1_ENA	0	AIF3 Audio Interface TX Channel 1 Enable
				0 = Disabled
				1 = Enabled
R1434 (0x059A)	1	AIF3RX2_ENA	0	AIF3 Audio Interface RX Channel 2 Enable
AIF3_Rx_Enables				0 = Disabled
				1 = Enabled
	0	AIF3RX1_ENA	0	AIF3 Audio Interface RX Channel 1 Enable
				0 = Disabled
				1 = Enabled



The AIF4 signal-path-enable bits are described in Table 4-49.

Table 4-49. AIF4 Signal Path Enable

Register Address	Bit	Label	Default	Description
R1465 (0x05B9)	1	AIF4TX2_ENA	0	AIF4 Audio Interface TX Channel 2 Enable
AIF4_Tx_Enables				0 = Disabled
				1 = Enabled
	0	AIF4TX1_ENA	0	AIF4 Audio Interface TX Channel 1 Enable
				0 = Disabled
				1 = Enabled
R1466 (0x05BA)	1	AIF4RX2_ENA	0	AIF4 Audio Interface RX Channel 2 Enable
AIF4_Rx_Enables				0 = Disabled
				1 = Enabled
	0	AIF4RX1_ENA	0	AIF4 Audio Interface RX Channel 1 Enable
				0 = Disabled
				1 = Enabled

4.8.5 AIF BCLK and LRCLK Control

The AIF nBCLK frequency is selected using the AIF n_BCLK_FREQ field. For each setting of this field, the actual frequency depends on whether AIF n is configured for a 48-kHz-related sample rate, as described in Table 4-50 through Table 4-53.

- If AIFn_RATE < 1000 (Table 4-26), AIFn is referenced to the SYSCLK clocking domain and the applicable frequency depends upon the SAMPLE_RATE_1, SAMPLE_RATE_2 or SAMPLE_RATE_3 fields.
- If AIFn_RATE ≥ 1000, AIFn is referenced to the ASYNCCLK clocking domain and the applicable frequency depends upon the ASYNC_SAMPLE_RATE_1 or ASYNC_SAMPLE_RATE_2 fields.

The selected AIF nBCLK rate must be less than or equal to SYSCLK/2, or ASYNCCLK/2, as applicable. See Section 4.17 for details of SYSCLK and ASYNCCLK clock domains, and the associated control registers.

The AIF nLRCLK frequency is controlled relative to AIF nBCLK by the AIF n_BCPF divider.

Note that the BCLK rate must be configured in master or slave modes, using the AIF*n*_BCLK_FREQ fields. The LRCLK rates only require to be configured in Master Mode.

The AIF1 BCLK/LRCLK control fields are described in Table 4-50.

Table 4-50. AIF1 BCLK and LRCLK Control

Register Address	Bit	Label	Default	Description				
R1280 (0x0500) AIF1_ BCLK_Ctrl	4:0	AIF1_ BCLK_ FREQ[4:0]		AIF1BCLK Rate. The AIF1BCLK rate must be less than or equal to SYSCLK/2. 0x00-0x01 = Reserved 0x07 = 384 kHz (352.8 kHz) 0x0D = 3.072 MHz (2.8824 MHz) 0x02 = 64 kHz (58.8 kHz) 0x08 = 512 kHz (470.4 kHz) 0x0E = 4.096 MHz (3.7632 MHz) 0x03 = 96 kHz (88.2 kHz) 0x09 = 768 kHz (705.6 kHz) 0x0F = 6.144 MHz (5.6448 MHz) 0x04 = 128 kHz (117.6 kHz) 0x0A = 1.024 MHz (940.8 kHz) 0x10 = 8.192 MHz (7.5264 MHz) 0x05 = 192 kHz (176.4 kHz) 0x0B = 1.536 MHz (1.4112 MHz) 0x11 = 12.288 MHz (11.2896 MHz) 0x06 = 256 kHz (235.2 kHz) 0x0C = 2.048 MHz (1.8816 MHz) 0x12 = 24.576 MHz (22.5792 MHz) The frequencies in brackets apply for 44.1 kHz-related sample rates only (SAMPLE_RATE_ $n = 01XXX$). If AIF1_RATE < 1000, AIF1 is referenced to SYSCLK and the 44.1 kHz-related frequencies apply if SAMPLE_RATE_ $n = 01XXX$. If AIF1_RATE ≥ 1000 , AIF1 is referenced to ASYNCCLK and the 44.1 kHz-related frequencies apply if ASYNC_SAMPLE_RATE_ $n = 01XXX$.				
R1286 (0x0506) AIF1_Rx_ BCLK_Rate		AIF1_ BCPF[12:0]		AIF1LRCLK Rate. Selects the number of BCLK cycles per AIF1LRCLK frame. AIF1LRCLK clock = AIF1BCLK/AIF1_BCPF. Integer (LSB = 1), Valid from 8 to 8191.				



The AIF2 BCLK/LRCLK control fields are described in Table 4-51.

Table 4-51. AIF2 BCLK and LRCLK Control

Register Address	Bit	Label	Default		Description			
R1344	4:0	AIF2_	0x0C	AIF2BCLK Rate. The AIF2BCLK rate must be less than or equal to SYSCLK/2.				
(0x0540)		BCLK_		0x00-0x01 = Reserved	0x07 = 384 kHz (352.8 kHz)	0x0D = 3.072 MHz (2.8824 MHz)		
AIF2_		FREQ[4:0]		0x02 = 64 kHz (58.8 kHz)	0x08 = 512 kHz (470.4 kHz)	0x0E = 4.096 MHz (3.7632 MHz)		
BCLK_Ctrl				0x03 = 96 kHz (88.2 kHz)	0x09 = 768 kHz (705.6 kHz)	0x0F = 6.144 MHz (5.6448 MHz)		
				0x04 = 128 kHz (117.6 kHz)	0x0A = 1.024 MHz (940.8 kHz)	0x10 = 8.192 MHz (7.5264 MHz)		
				0x05 = 192 kHz (176.4 kHz)	0x0B = 1.536 MHz (1.4112 MHz)	0x11 = 12.288 MHz (11.2896 MHz)		
				0x06 = 256 kHz (235.2 kHz)	0x0C = 2.048 MHz (1.8816 MHz)	0x12 = 24.576 MHz (22.5792 MHz)		
				The frequencies in brackets apply for 44.1 kHz–related sample rates only (SAMPLE_RATE_ n = 01XXX).				
				If AIF2_RATE < 1000, AIF2 is SAMPLE_RATE_n = 01XXX.		4.1 kHz-related frequencies apply if		
				If AIF2_RATE \geq 1000, AIF2 is referenced to ASYNCCLK and the 44.1 kHz-related frequencies apply if ASYNC_SAMPLE_RATE_n = 01XXX.				
R1350	12:0	AIF2_	0x0040		e number of BCLK cycles per AIF	2LRCLK frame. AIF2LRCLK clock =		
(0x0546)		BCPF[12:0]		AIF2BCLK/AIF2_BCPF.				
AIF2_Rx_ BCLK_Rate				Integer (LSB = 1), Valid from	8 to 8191.			

The AIF3 BCLK/LRCLK control fields are described in Table 4-52.

Table 4-52. AIF3 BCLK and LRCLK Control

Register Address	Bit	Label	Default	Description				
R1408	4:0	AIF3_	0x0C	AIF3BCLK Rate. The AIF3BCLK rate must be less than or equal to SYSCLK/2.				
(0x0580)		BCLK_		0x00-0x01 = Reserved	0x07 = 384 kHz (352.8 kHz)	0x0D = 3.072 MHz (2.8824 MHz)		
AIF3_		FREQ[4:0]		0x02 = 64 kHz (58.8 kHz)	0x08 = 512 kHz (470.4 kHz)	0x0E = 4.096 MHz (3.7632 MHz)		
BCLK_Ctrl				0x03 = 96 kHz (88.2 kHz)	0x09 = 768 kHz (705.6 kHz)	0x0F = 6.144 MHz (5.6448 MHz)		
				0x04 = 128 kHz (117.6 kHz)	0x0A = 1.024 MHz (940.8 kHz)	0x10 = 8.192 MHz (7.5264 MHz)		
				0x05 = 192 kHz (176.4 kHz)	0x0B = 1.536 MHz (1.4112 MHz)	0x11 = 12.288 MHz (11.2896 MHz)		
				0x06 = 256 kHz (235.2 kHz)	0x0C = 2.048 MHz (1.8816 MHz)	0x12 = 24.576 MHz (22.5792 MHz)		
				The frequencies in brackets $n = 01XXX$).	rates only (SAMPLE_RATE_			
				If AIF3_RATE < 1000, AIF3 is referenced to SYSCLK and the 44.1 kHz–related frequencies apply if SAMPLE_RATE_n = 01XXX.				
				If AIF3_RATE ≥ 1000, AIF3 is referenced to ASYNCCLK and the 44.1 kHz–related frequencies apply if ASYNC_SAMPLE_RATE_n = 01XXX.				
R1414	12:0	AIF3_	0x0040		e number of BCLK cycles per AIF	3LRCLK frame. AIF3LRCLK clock =		
(0x0586)		BCPF[12:0]		AIF3BCLK/AIF3_BCPF.				
AIF3_Rx_				Integer (LSB = 1), Valid from	8 to 8191.			
BCLK_Rate								



The AIF4 BCLK/LRCLK control fields are described in Table 4-53.

Table 4-53. AIF4 BCLK and LRCLK Control

Register Address	Bit	Label	Default		Description				
R1440	4:0	AIF4_	0x0C	AIF4BCLK Rate. The AIF4B0	CLK rate must be less than or equ	al to SYSCLK/2.			
(0x05A0)		BCLK_		0x00-0x01 = Reserved	0x07 = 384 kHz (352.8 kHz)	0x0D = 3.072 MHz (2.8824 MHz)			
AIF4_		FREQ[4:0]		0x02 = 64 kHz (58.8 kHz)	0x08 = 512 kHz (470.4 kHz)	0x0E = 4.096 MHz (3.7632 MHz)			
BCLK_Ctrl				0x03 = 96 kHz (88.2 kHz)	0x09 = 768 kHz (705.6 kHz)	0x0F = 6.144 MHz (5.6448 MHz)			
				0x04 = 128 kHz (117.6 kHz)	0x0A = 1.024 MHz (940.8 kHz)	0x10 = 8.192 MHz (7.5264 MHz)			
				0x05 = 192 kHz (176.4 kHz)	0x0B = 1.536 MHz (1.4112 MHz)	0x11 = 12.288 MHz (11.2896 MHz)			
				0x06 = 256 kHz (235.2 kHz)	0x0C = 2.048 MHz (1.8816 MHz)	0x12 = 24.576 MHz (22.5792 MHz)			
				The frequencies in brackets apply for 44.1 kHz–related sample rates only (SAMPLE_RATE_ $n = 01XXX$).					
				If AIF4_RATE < 1000, AIF4 is referenced to SYSCLK and the 44.1 kHz–related freque SAMPLE RATE n = 01XXX.					
				If AIF4_RATE ≥ 1000, AIF4 is if ASYNC_SAMPLE_RATE_		e 44.1 kHz-related frequencies apply			
R1446	12:0	AIF4_	0x0040	AIF4LRCLK Rate. Selects th	e number of BCLK cycles per AIF	4LRCLK frame. AIF4LRCLK clock =			
(0x05A6)		BCPF[12:0]		AIF4BCLK/AIF4_BCPF.					
AIF4_Rx_				Integer (LSB = 1), Valid from	8 to 8191.				
BCLK_Rate									

4.8.6 AIF Digital Audio Data Control

The fields controlling the audio data format, word length, and slot configurations for AIF1–AIF4 are described in Table 4-54 through Table 4-57 respectively.

Note that left-justified and DSP-B modes are valid in Master Mode only (i.e., BCLK and LRCLK are outputs from the CS47L90).

The AIFn slot length is the number of BCLK cycles in one time slot within the overall LRCLK frame. The word length is the number of valid data bits within each time slot. If the word length is less than the slot length, there are unused BCLK cycles at the end of each time slot. The AIFn word length and slot length are independently selectable for the input (RX) and output (TX) paths.

For each AIF input (RX) and AIF output (TX) channel, the position of the audio data sample within the LRCLK frame is configurable. The x_SLOT fields define the time-slot position of the audio sample for the associated audio channel. Valid selections are Slot 0 upwards. The time slots are numbered as shown in Fig. 4-43 through Fig. 4-46.

Note that, in DSP modes, the time slots are ordered consecutively from the start of the LRCLK frame. In I2S and left-justified modes, the even-numbered time slots are arranged in the first half of the LRCLK frame, and the odd-numbered time slots are arranged in the second half of the frame.

The AIF1 data control fields are described in Table 4-54.

Table 4-54. AIF1 Digital Audio Data Control

Register Address	Bit	Label	Default	Description
R1284 (0x0504)	2:0	AIF1_FMT[2:0]	000	AIF1 Audio Interface Format
AIF1_Format				000 = DSP Mode A
				001 = DSP Mode B
				010 = I ² S mode
				011 = Left-Justified mode
				Other codes are reserved.
R1287 (0x0507)	13:8	AIF1TX_WL[5:0]	0x18	AIF1 TX Word Length (Number of valid data bits per slot)
AIF1_Frame_Ctrl_				Integer (LSB = 1); Valid from 16 to 32
1	7:0	AIF1TX_SLOT_	0x18	AIF1 TX Slot Length (Number of BCLK cycles per slot)
		LEN[7:0]		Integer (LSB = 1); Valid from 16 to 128



Table 4-54. AIF1 Digital Audio Data Control (Cont.)

Register Address	Bit	Label	Default	Description
R1288 (0x0508)	13:8	AIF1RX_WL[5:0]	0x18	AIF1 RX Word Length (Number of valid data bits per slot)
AIF1_Frame_Ctrl_				Integer (LSB = 1); Valid from 16 to 32
2	7:0	AIF1RX_SLOT_	0x18	AIF1 RX Slot Length (Number of BCLK cycles per slot)
		LEN[7:0]		Integer (LSB = 1); Valid from 16 to 128
R1289 (0x0509)	5:0	AIF1TX1_SLOT[5:0]	0x0	AIF1 TX Channel n Slot position
to	5:0	AIF1TX2_SLOT[5:0]	0x1	Defines the TX time slot position of the Channel n audio sample
R1296 (0x0510)	5:0	AIF1TX3_SLOT[5:0]	0x2	Integer (LSB=1); Valid from 0 to 63
	5:0	AIF1TX4_SLOT[5:0]	0x3	
	5:0	AIF1TX5_SLOT[5:0]	0x4	
	5:0	AIF1TX6_SLOT[5:0]	0x5	
	5:0	AIF1TX7_SLOT[5:0]	0x6	
	5:0	AIF1TX8_SLOT[5:0]	0x7	
R1297 (0x0511)	5:0	AIF1RX1_SLOT[5:0]	0x0	AIF1 RX Channel n Slot position
to	5:0	AIF1RX2_SLOT[5:0]	0x1	Defines the RX time slot position of the Channel n audio sample
R1304 (0x0518)	5:0	AIF1RX3_SLOT[5:0]	0x2	Integer (LSB=1); Valid from 0 to 63
	5:0	AIF1RX4_SLOT[5:0]	0x3	
	5:0	AIF1RX5_SLOT[5:0]	0x4	
	5:0	AIF1RX6_SLOT[5:0]	0x5	
	5:0	AIF1RX7_SLOT[5:0]	0x6	
	5:0	AIF1RX8_SLOT[5:0]	0x7	

The AIF2 data control fields are described in Table 4-55.

Table 4-55. AIF2 Digital Audio Data Control

Register Address	Bit	Label	Default	Description
R1348 (0x0544)	2:0	AIF2_FMT[2:0]	000	AIF2 Audio Interface Format
AIF2_Format				000 = DSP Mode A
				001 = DSP Mode B
				010 = I ² S mode
				011 = Left-Justified mode
				Other codes are reserved.
R1351 (0x0547)	13:8	AIF2TX_WL[5:0]	0x18	AIF2 TX Word Length
AIF2_Frame_Ctrl_				(Number of valid data bits per slot)
1				Integer (LSB = 1); Valid from 16 to 32
	7:0	AIF2TX_SLOT_	0x18	AIF2 TX Slot Length
		LEN[7:0]		(Number of BCLK cycles per slot)
				Integer (LSB = 1); Valid from 16 to 128
R1352 (0x0548)	13:8	AIF2RX_WL[5:0]	0x18	AIF2 RX Word Length
AIF2_Frame_Ctrl_				(Number of valid data bits per slot)
2				Integer (LSB = 1); Valid from 16 to 32
	7:0	AIF2RX_SLOT_	0x18	AIF2 RX Slot Length
		LEN[7:0]		(Number of BCLK cycles per slot)
				Integer (LSB = 1); Valid from 16 to 128
R1353 (0x0549)	5:0	AIF2TX1_SLOT[5:0]	0x0	AIF2 TX Channel n Slot position
to	5:0	AIF2TX2_SLOT[5:0]	0x1	Defines the TX time slot position of the Channel n audio sample
R1360 (0x0550)	5:0	AIF2TX3_SLOT[5:0]	0x2	Integer (LSB=1); Valid from 0 to 63
	5:0	AIF2TX4_SLOT[5:0]	0x3	
	5:0	AIF2TX5_SLOT[5:0]	0x4	
	5:0	AIF2TX6_SLOT[5:0]	0x5	
	5:0	AIF2TX7_SLOT[5:0]	0x6	
	5:0	AIF2TX8_SLOT[5:0]	0x7	



Table 4-55. AIF2 Digital Audio Data Control (Cont.)

Register Address	Bit	Label	Default	Description
R1361 (0x0551)	5:0	AIF2RX1_SLOT[5:0]	0x0	AIF2 RX Channel n Slot position
to	5:0	AIF2RX2_SLOT[5:0]	0x1	Defines the RX time slot position of the Channel n audio sample
R1368 (0x0558)	5:0	AIF2RX3_SLOT[5:0]	0x2	Integer (LSB=1); Valid from 0 to 63
	5:0	AIF2RX4_SLOT[5:0]	0x3	
	5:0	AIF2RX5_SLOT[5:0]	0x4	
	5:0	AIF2RX6_SLOT[5:0]	0x5	
	5:0	AIF2RX7_SLOT[5:0]	0x6	
	5:0	AIF2RX8_SLOT[5:0]	0x7	

The AIF3 data control fields are described in Table 4-56.

Table 4-56. AIF3 Digital Audio Data Control

Register Address	Bit	Label	Default	Description
R1412 (0x0584)	2:0	AIF3_FMT[2:0]	000	AIF3 Audio Interface Format
AIF3_Format				000 = DSP Mode A
				001 = DSP Mode B
				010 = I ² S mode
				011 = Left-Justified mode
				Other codes are reserved.
R1415 (0x0587)	13:8	AIF3TX_WL[5:0]	0x18	AIF3 TX Word Length (Number of valid data bits per slot)
AIF3_Frame_Ctrl_1				Integer (LSB = 1); Valid from 16 to 32
	7:0	AIF3TX_SLOT_	0x18	AIF3 TX Slot Length (Number of BCLK cycles per slot)
		LEN[7:0]		Integer (LSB = 1); Valid from 16 to 128
R1416 (0x0588)	13:8	AIF3RX_WL[5:0]	0x18	AIF3 RX Word Length (Number of valid data bits per slot)
AIF3_Frame_Ctrl_2				Integer (LSB = 1); Valid from 16 to 32
	7:0	AIF3RX_SLOT_	0x18	AIF3 RX Slot Length (Number of BCLK cycles per slot)
		LEN[7:0]		Integer (LSB = 1); Valid from 16 to 128
R1417 (0x0589)	5:0	AIF3TX1_SLOT[5:0]	0x0	AIF3 TX Channel 1 Slot position
AIF3_Frame_Ctrl_3				Defines the TX time slot position of the Channel 1 audio sample
				Integer (LSB=1); Valid from 0 to 63
R1418 (0x058A)	5:0	AIF3TX2_SLOT[5:0]	0x1	AIF3 TX Channel 2 Slot position
AIF3_Frame_Ctrl_4				Defines the TX time slot position of the Channel 2 audio sample
				Integer (LSB=1); Valid from 0 to 63
R1425 (0x0591)	5:0	AIF3RX1_SLOT[5:0]	0x0	AIF3 RX Channel 1 Slot position
AIF3_Frame_Ctrl_11				Defines the RX time slot position of the Channel 1 audio sample
				Integer (LSB=1); Valid from 0 to 63
R1426 (0x0592)	5:0	AIF3RX2_SLOT[5:0]	0x1	AIF3 RX Channel 2 Slot position
AIF3_Frame_Ctrl_12				Defines the RX time slot position of the Channel 2 audio sample
				Integer (LSB=1); Valid from 0 to 63

The AIF4 data control fields are described in Table 4-57.

Table 4-57. AIF4 Digital Audio Data Control

Register Address	Bit	Label	Default	Description
R1444 (0x05A4)	2:0	AIF4_FMT[2:0]	000	AIF4 Audio Interface Format
AIF4_Format				000 = DSP Mode A
				001 = DSP Mode B
				010 = I ² S mode
				011 = Left-Justified mode
				Other codes are reserved.
R1447 (0x05A7)	13:8	AIF4TX_WL[5:0]	0x18	AIF4 TX Word Length (Number of valid data bits per slot)
AIF4_Frame_Ctrl_1				Integer (LSB = 1); Valid from 16 to 32
	7:0	AIF4TX_SLOT_	0x18	AIF4 TX Slot Length (Number of BCLK cycles per slot)
		LEN[7:0]		Integer (LSB = 1); Valid from 16 to 128



Register Address	Bit	Label	Default	Description
R1448 (0x05A8)	13:8	AIF4RX_WL[5:0]	0x18	AIF4 RX Word Length (Number of valid data bits per slot)
AIF4_Frame_Ctrl_2				Integer (LSB = 1); Valid from 16 to 32
	7:0	AIF4RX_SLOT_	0x18	AIF4 RX Slot Length (Number of BCLK cycles per slot)
		LEN[7:0]		Integer (LSB = 1); Valid from 16 to 128
R1449 (0x05A9)	5:0	AIF4TX1_SLOT[5:0]	0x0	AIF4 TX Channel 1 Slot position
AIF4_Frame_Ctrl_3				Defines the TX time slot position of the Channel 1 audio sample
				Integer (LSB=1); Valid from 0 to 63
R1450 (0x05AA)	5:0	AIF4TX2_SLOT[5:0]	0x1	AIF4 TX Channel 2 Slot position
AIF4_Frame_Ctrl_4				Defines the TX time slot position of the Channel 2 audio sample
				Integer (LSB=1); Valid from 0 to 63
R1457 (0x05B1)	5:0	AIF4RX1_SLOT[5:0]	0x0	AIF4 RX Channel 1 Slot position
AIF4_Frame_Ctrl_11				Defines the RX time slot position of the Channel 1 audio sample
				Integer (LSB=1); Valid from 0 to 63
R1458 (0x05B2)	5:0	AIF4RX2_SLOT[5:0]	0x1	AIF4 RX Channel 2 Slot position
AIF4_Frame_Ctrl_12				Defines the RX time slot position of the Channel 2 audio sample
				Integer (LSB=1); Valid from 0 to 63

4.8.7 AIF TDM and Tristate Control

The AIF*n* output pins are tristated when the AIF*n*_TRI bit is set. Note that this function only affects output pins configured for the respective AIF*n* function—a GPIO pin that is configured for a different function is not affected by AIF*n*_TRI. See Section 4.15 to configure the GPIO pins.

Under default conditions, the AIF nTXDAT output is held at Logic 0 when the CS47L90 is not transmitting data (i.e., during time slots that are not enabled for output by the CS47L90). If the AIF nTX_DAT_TRI bit is set, the CS47L90 tristates the respective AIF nTXDAT pin when not transmitting data, allowing other devices to drive the AIF nTXDAT connection.

The AIF1 TDM and tristate control fields are described in Table 4-58.

Table 4-58. AIF1 TDM and Tristate Control

Register Address	Bit	Label	Default	Description
R1281 (0x0501)	5	AIF1TX_DAT_TRI	0	AIF1TXDAT Tristate Control
AIF1_Tx_Pin_Ctrl				0 = Logic 0 during unused time slots
				1 = Tristated during unused time slots
R1283 (0x0503)	6	AIF1_TRI	0	AIF1 Audio Interface Tristate Control
AIF1_Rate_Ctrl				0 = Normal
				1 = AIF1 Outputs are tristated
				Note that this bit only affects output pins configured for the respective AIF1 function.

The AIF2 TDM and tristate control fields are described in Table 4-59.

Table 4-59. AIF2 TDM and Tristate Control

Register Address	Bit	Label	Default	Description
R1345 (0x0541)	5	AIF2TX_DAT_TRI	0	AIF2TXDAT Tristate Control
AIF2_Tx_Pin_Ctrl				0 = Logic 0 during unused time slots
				1 = Tristated during unused time slots
R1347 (0x0543)	6	AIF2_TRI	0	AIF2 Audio Interface Tristate Control
AIF2_Rate_Ctrl				0 = Normal
				1 = AIF2 Outputs are tristated
				Note that this bit only affects output pins configured for the respective AIF2 function.



The AIF3 TDM and tristate control fields are described in Table 4-60.

Table 4-60. AIF3 TDM and Tristate Control

Register Address	Bit	Label	Default	Description
R1409 (0x0581)	5	AIF3TX_DAT_TRI	0	AIF3TXDAT Tristate Control
AIF3_Tx_Pin_Ctrl				0 = Logic 0 during unused time slots
				1 = Tristated during unused time slots
R1411 (0x0583)	6	AIF3_TRI	0	AIF3 Audio Interface Tristate Control
AIF3_Rate_Ctrl				0 = Normal
				1 = AIF3 Outputs are tristated
				Note that this bit only affects output pins configured for the respective AIF3 function.

The AIF4 TDM and tristate control fields are described in Table 4-61.

Table 4-61. AIF4 TDM and Tristate Control

Register Address	Bit	Label	Default	Description
R1441 (0x05A1)	5	AIF4TX_DAT_TRI	0	AIF4TXDAT Tristate Control
AIF4_Tx_Pin_Ctrl				0 = Logic 0 during unused time slots
				1 = Tristated during unused time slots
R1443 (0x05A3)	6	AIF4_TRI	0	AIF4 Audio Interface Tristate Control
AIF4_Rate_Ctrl				0 = Normal
				1 = AIF4 Outputs are tristated
				Note that this bit only affects output pins configured for the respective AIF4 function.

4.9 SLIMbus Interface

The SLIMbus protocol is highly configurable and adaptable, supporting multiple audio signal paths, and mixed sample rates simultaneously. It also supports control messaging and associated communications between devices.

4.9.1 SLIMbus Devices

The SLIMbus components comprise different device classes (manager, framer, interface, generic). Each component on the bus has an interface device, which provides bus management services for the respective component. One or more components on the bus provide manager and framer device functions; the manager has the capabilities to administer the bus, although the framer is responsible for driving the CLK line and for driving the DATA required to establish the frame structure on the bus. Note that only one manager and one framer device is active at any time. The framer function can be transferred between devices when required. Generic devices provide the basic SLIMbus functionality for the associated ports, and for the transport protocol by which audio signal paths are established on the bus.

4.9.2 SLIMbus Frame Structure

The SLIMbus bit stream is formatted within a defined structure of cells, slots, subframes, frames, and superframes:

- A single data bit is known as a cell.
- · Four cells make a slot.
- · A frame consists of 192 slots.
- Eight frames make a superframe.

The bit stream structure is configurable to some extent, but the superframe definition always comprises 1536 slots. The transmitted/received bit rate can be configured according to system requirements and can be changed dynamically without interruption to active audio paths.

The SLIMbus CLK frequency (also the bus bit rate) is defined by a root frequency (RF) and a clock gear (CG). In the top clock gear (Gear 10), the CLK frequency is equal to the root frequency. Each reduction in the clock gear halves the CLK frequency, and doubles the duration of the superframe.

The SLIMbus bandwidth typically comprises control space (for bus messages, synchronization, etc.) and data space (for audio paths). The precise allocation is configurable and can be entirely control space, if required.



The subframe definition comprises the number of slots per subframe (6, 8, 24 or 32) and the number of these slots per subframe allocated as control space. The applicable combination of subframe length and control space width are defined by the Subframe Mode (SM) parameter.

The SLIMbus frame always comprises 192 slots, regardless of the subframe definition. A number of slots are allocated to control space, as noted above; the remaining slots are allocated to data space. Some of the control space is required for framing information and for the guide channel (see Section 4.9.3); the remainder of the control space are allocated to the message channel.

Multiline SLIMbus comprises one or more secondary data line, supporting additional bandwidth and flexibility for data transfer over the bus. All data lines are synchronized to the bus clock; the RF and CG parameters are common to all data lines. Note that control space is allocated on the primary data line only—secondary lines are used exclusively for data space. Accordingly, the SM parameter is defined for the primary line only.

4.9.3 Control Space

Framing information is provided in slots 0 and 96 of every frame. Slot 0 contains a 4-bit synchronization code; slot 96 contains the 32-bit framing information, transmitted 4 bits at a time over the eight frames that make up the SLIMbus superframe. The clock gear, root frequency, subframe configuration, along with some other parameters, are encoded within the framing information.

The guide channel occupies two slots within Frame 0. This provides the necessary information for a SLIMbus component to acquire and verify the frame synchronization. The guide channel occupies the first two control space slots within the first frame of the bit stream, excluding the framing information slots. Note that the exact slot allocation depends upon the applicable subframe mode.

The message channel is allocated all of the control space not used by the framing information or the guide channel. The message channel enables SLIMbus devices to communicate with each other, using a priority-based mechanism defined in the MIPI specification.

Messages may be broadcast to all devices on the bus, or can be addressed to specific devices using their allocated logical address (LA) or enumeration address (EA). Note that, device-specific messages are directed to a particular device (i.e., manager, framer, interface, or generic) within a component on the bus.

4.9.4 Data Space

The data space can be organized into a maximum of 256 data channels. Each channel, identified by a unique channel number (CN), is a stream of one or more contiguous slots, organized in a consistent data structure that repeats at a fixed interval.

A data channel is defined by its segment length (SL), (number of contiguous slots allocated), segment interval (spacing between the first slots of successive segments), and segment offset (the slot number of the first allocated slot within the superframe). The segment interval and segment offset are collectively defined by a segment distribution (SD), by which the SLIMbus manager may configure or reconfigure any data channel.

Each segment may comprise TAG, AUX, and DATA portions. Any of these portions may have a length of zero; the exact composition depends on the transport protocol (TP) for the associated channel. The DATA portion must be wide enough to accommodate one full word of the data channel contents. Data words cannot be spread across multiple segments.

The segment interval for each data channel represents the minimum spacing between consecutive data samples for that channel. (Note that the minimum spacing applies if every allocated segment is populated with new data; in many cases, additional bandwidth is allocated and not every allocated segment is used.)

The segment interval gives rise to segment windows for each data channel, aligned to the start of every superframe. The segment window boundaries define the times within which each new data sample must be buffered, ready for transmission—adherence to these fixed boundaries allows slot allocations to be moved within a segment window, without altering the signal latency. The segment interval may be either shorter or longer than the frame length, but there is always an integer number of segment windows per superframe.



The TP defines the flow control or handshaking method used by the ports associated with a data channel. The applicable flow control modes depend on the relationship between the audio sample rate (flow rate) and the SLIMbus CLK frequency. If the two rates are synchronized and integer related, no flow control is needed. In other cases, the flow may be regulated by the use of a presence bit, which can be set by the source device (pushed protocol) or by the sink device (pulled protocol).

The data-channel structure is defined in terms of the TP, SD, SL, and data line (LN) parameters. For multiline operation, the LN value identifies the data line on which the channel is present. Note that the mapping of secondary data lines (1–7) with respect to the secondary data pins is configurable on each multiline SLIMbus component, using value elements associated with the respective interface device. See Section 4.10.3 for details of value elements.

The data-channel content definition includes a presence rate (PR) parameter (describing the nominal sample rate for the audio channel) and a frequency locked (FL) bit (identifying whether the data source is synchronized to the SLIMbus CLK). The data length (DL) parameter defines the size of each data sample (number of slots). The auxiliary bits format (AF) and data type (DT) parameters provide support for non-PCM encoded data channels; the channel link (CL) parameter is an indicator that channel CN is related to the previous channel, CN-1.

For a given root frequency and clock gear, the SL and SD parameters define the amount of SLIMbus bandwidth that is allocated to a given data channel. The minimum bandwidth requirements of a data channel are represented by the presence rate (PR) and data length (DL) parameters. The allocated SLIMbus bandwidth must be equal to or greater than the bandwidth of the data to be transferred.

The segment interval defines the repetition rate of the SLIMbus slots allocated to consecutive data samples for a given data channel. The presence rate (PR) is the nominal sample rate of the audio path. The segment rate (determined by the segment interval value) must be equal to or greater than the presence rate for a given data channel. The following constraints must be observed when configuring a SLIMbus channel:

- If pushed or pulled transport protocol is selected, the segment rate must be greater than the presence rate to ensure that samples are not dropped as a result of clock drift.
- If isochronous transport protocol is selected, the segment rate must be equal to the presence rate. Isochronous transport protocol should be selected only if the data source is frequency locked to the SLIMbus CLK (i.e., the data source is synchronized to the SLIMbus framer device).

4.10 SLIMbus Control Sequences

This section describes the messages and general protocol associated with the SLIMbus system.

Note: The SLIMbus specification permits flexibility in core message support for different components. See Section 4.11 for details regarding which messages are supported on each of the SLIMbus devices present on the CS47L90.

4.10.1 Device Management and Configuration

This section describes the SLIMbus messages associated with configuring all devices on the SLIMbus interface.

When the SLIMbus interface starts up, it is required that only one component provides the manager and framer device functions. Other devices can request connection to the bus after they have gained synchronization.

The REPORT_PRESENT (DC, DCV) message may be issued by devices attempting to connect to the bus. The payload of this message contains the device class (DC) and device class version (DCV) parameters, describing the type of device that is attempting to connect. This message may be issued autonomously by the connecting device, or else in response to a REQUEST_SELF_ANNOUNCEMENT message from the manager device.

After positively acknowledging the REPORT_PRESENT message, the manager device then issues the ASSIGN_LOGICAL_ADDRESS (LA) message to allow the other device to connect to the bus. The payload of this message contains the logical address (LA) parameter only; this is the unique address by which the connected device sends and receives SLIMbus messages. The device is then said to be enumerated.

Once a device has been successfully connected to the bus, the logical address (LA) parameter can be changed at any time using the CHANGE LOGICAL ADDRESS (LA) message.



The RESET_DEVICE message commands an individual SLIMbus device to perform its reset procedure. As part of the reset, all associated ports are reset, and any associated data channels are canceled. Note that, if the RESET_DEVICE command is issued to an interface device, it causes a component reset (i.e., all devices within the associated component are reset). Under a component reset, every associated device releases its logical address, and the component becomes disconnected from the bus.

4.10.2 Information Management

A memory map of information elements is defined for each device. This is arranged in 3 x 1-kB blocks, comprising core value elements, device class-specific value elements, and user value elements respectively, as described in the MIPI specification. Note that the contents of the user information portion for each CS47L90 SLIMbus device are reserved.

Read/write access is implemented using the messages described as follows. Specific elements within the information map are identified using the element code (EC) parameter. In the case of read access, a unique transaction ID (TID) is assigned to each message relating to a particular read/write request.

- The REQUEST_INFORMATION (TID, EC) message is used to instruct a device to respond with the indicated information. The payload of this message contains the transaction ID (TID) and the element code (EC).
- The REQUEST_CLEAR_INFORMATION (TID, EC, CM) message is used to instruct a device to respond with the indicated information, and also to clear all, or parts, of the same information slice. The payload of this message contains the transaction ID (TID), element code (EC), and clear mask (CM). The clear mask field is used to select which elements are to be cleared as part of the instruction.
- The REPLY_INFORMATION (TID, IS) message is used to provide output of a requested parameter. The payload
 of this message contains the transaction ID (TID) and the information slice (IS). The information slice bytes contain
 the value of the requested parameter.
- The CLEAR_INFORMATION (EC, CM) message is used to clear all, or parts, of the indicated information slice. The payload of this message contains the element code (EC) and clear mask (CM). The clear mask field is used to select which elements are to be cleared as part of the instruction.
- The REPORT_INFORMATION (EC, IS) message is used to inform other devices about a change in a specified element in the information map. The payload of this message contains the element code (EC) and the information slice (IS). The information slice bytes contain the new value of the applicable parameter.

4.10.3 Value Management (Including Register Access)

A memory map of value elements is defined for each device. This is arranged in 3 x 1-kB blocks, comprising core value elements, device class-specific value elements, and user value elements respectively, as described in the MIPI specification. These elements are typically parameters used to configure device behavior.

The user value elements of the interface device are used on CS47L90 to support read/write access to the register map. Details of how to access specific registers are described in Section 4.11. Note that, with the exception of the user value elements of the interface device, the contents of the user value portion for each CS47L90 SLIMbus device are reserved.

Read/write access is implemented using the messages described as follows. Specific elements within the value map are identified using the element code (EC) parameter. In the case of read access, a unique transaction ID (TID) is assigned to each message relating to a particular read/write request.

- The REQUEST_VALUE (TID, EC) message is used to instruct a device to respond with the indicated information. The payload of this message contains the transaction ID (TID) and the element code (EC).
- The REPLY_VALUE (TID, VS) message is used to provide output of a requested parameter. The payload of this
 message contains the transaction ID (TID) and the value slice (VS). The value slice bytes contain the value of the
 requested parameter.
- The CHANGE_VALUE (EC, VU) message is used to write data to a specified element in the value map. The payload of this message contains the element code (EC) and the value update (VU). The value update bytes contain the new value of the applicable parameter.



4.10.4 Frame and Clocking Management

This section describes the SLIMbus messages associated with changing the frame or clocking configuration. One or more configuration messages may be issued as part of a reconfiguration sequence; all of the updated parameters become active at once, when the reconfiguration boundary is reached.

- The BEGIN_RECONFIGURATION message is issued to define a reconfiguration boundary point: subsequent NEXT_* messages become active at the first valid superframe boundary following receipt of the RECONFIGURE_ NOW message. (A valid boundary must be at least two slots after the end of the RECONFIGURE_NOW message.) Both of these messages have no payload content.
- The NEXT_ACTIVE_FRAMER (LAIF, NCo, NCi) message is used to select a new device as the active framer. The payload of this message includes the logical address, incoming framer (LAIF). Two other fields (NCo, NCi) define the number of clock cycles for which the CLK line shall be inactive during the handover.
- The NEXT_SUBFRAME_MODE (SM) and NEXT_CLOCK_GEAR (CG) messages are used to reconfigure the SLIMbus clocking or framing definition. The payload of each is the respective subframe mode (SM) or clock gear (CG) respectively.
- The NEXT_PAUSE_CLOCK (RT) message instructs the active framer to pause the bus. The payload of the
 message contains the restart time (RT), which indicates whether the interruption is to be of a specified time and/or
 phase duration.
- The NEXT_RESET_BUS message instructs all components on the bus to be reset. In this case, all devices on the
 bus are reset and are disconnected from the bus. Subsequent reconnection to the bus follows the same process as
 when the bus is first initialized.
- The NEXT_SHUTDOWN_BUS message instructs all devices that the bus is to be shut down.

4.10.5 Data Channel Configuration

This section describes the SLIMbus messages associated with configuring a SLIMbus data channel. Note that the manager device is responsible for allocating the available bandwidth as required for each data channel.

- The CONNECT_SOURCE (PN, CN) and CONNECT_SINK (PN, CN) messages are issued to the respective devices, defining the ports between which a data channel is to be established. Note that multiple destinations (sinks) can be configured for a channel, if required. The payload of each message contains the port number (PN) and the channel number (CN) parameters.
- The BEGIN_RECONFIGURATION message is issued to define a Reconfiguration Boundary point: subsequent NEXT_* messages become active at the first valid superframe boundary following receipt of the RECONFIGURE_ NOW message. A valid boundary must be at least two slots after the end of the RECONFIGURE_NOW message.
- The NEXT_DEFINE_CHANNEL (CN, TP, SD, SL, LN) message informs the associated devices of the structure of
 the data channel. The payload of this message contains the channel number (CN), TP, SD, SL, and LN parameters
 for the data channel.
- The NEXT_DEFINE_CONTENT (CN, FL, PR, AF, DT, CL, DL), or CHANGE_CONTENT (CN, FL, PR, AF, DT, CL, DL) message provides more detailed information about the data channel contents. The payload of this message contains the channel number (CN), frequency locked (FL), presence rate (PR), auxiliary bits format (AF), data type (DT), channel link (CL), and data length (DL) parameters.
- The NEXT_ACTIVATE_CHANNEL (CN) message instructs the channel to be activated at the next reconfiguration boundary. The payload of this message contains the channel number (CN) only.
- The RECONFIGURE_NOW message completes the reconfiguration sequence, causing all of the NEXT_ messages since the BEGIN_RECONFIGURATION to become active at the next valid superframe boundary. (A valid boundary must be at least two slots after the end of the RECONFIGURE_NOW message.)
- Active channels can be reconfigured using the CHANGE_CONTENT, NEXT_DEFINE_CONTENT, or NEXT_DEFINE_CHANNEL messages. Note that these changes can be effected without interrupting the data channel; the NEXT_DEFINE_CHANNEL, for example, may be used to change a segment distribution, in order to reallocate the SLIMbus bandwidth.
- An active channel can be paused using the NEXT_DEACTIVATE_CHANNEL message and reinstated using the NEXT_ACTIVATE_CHANNEL message.



Data channels can be disconnected using the DISCONNECT_PORT or NEXT_REMOVE_CHANNEL messages.
 These messages provide equivalent functionality, but use different parameters (PN or CN respectively) to identify the affected signal path.

4.11 SLIMbus Interface Control

The CS47L90 features a MIPI-compliant SLIMbus interface. It supports multichannel audio input/output, control register read/write access, and bulk data channels suitable for DSP firmware operations.

The SLIMbus interface on CS47L90 comprises a generic device, framer device, interface device, and 22 data ports, providing up to 11 input (RX) channels and up to 11 output (TX) channels. Multiline capability is supported, offering additional bandwidth and system-level flexibility.

The interface supports up to eight audio input channels and up to eight audio output channels. Mixed sample rates can be supported simultaneously. The audio signal paths associated with the SLIMbus interface are described in Section 4.3.

The CS47L90 also supports up to three input and three output channels suitable for high-speed bulk data transfers. Note that the secondary data lines are ideal for bulk data transfers, as they offer the highest bandwidth capability.

The SLIMbus interface also supports read/write access to the CS47L90 control registers via the value map of the interface device, as described in Section 4.11.6.

The SLIMbus clocking rate and channel allocations are controlled by the manager device. The message channel and data channel bandwidth may be dynamically adjusted according to the application requirements. Note that the manager device functions are not implemented on the CS47L90, and these bandwidth allocation requirements are outside the scope of this data sheet.

The SLIMbus interface provides full support for 32-bit data words (input and output). Audio data samples up to 32 bits can be routed to the AIF1, AIF3, SLIMbus, and S/PDIF outputs. Note that other signal paths and signal-processing blocks within the digital core are limited to 24-bit data length; data samples are truncated to 24-bit length if they are routed through any function that does not support 32-bit data words.

4.11.1 SLIMbus Device Parameters

The SLIMbus interface on the CS47L90 comprises three devices. The enumeration address of each device within the SLIMbus interface is derived from the parameters noted in Table 4-62.

Product Code Instance Value | Enumeration Address Description Manufacturer ID **Device ID** Generic 0x01FA 0x6364 0x00 0x00 01FA 6364 0000 0x6364 0x55 0x00 01FA 6364 5500 Framer 0x01FA 0x6364 0x7F 0x00 01FA 6364 7F00 Interface 0x01FA

Table 4-62. SLIMbus Device Parameters

4.11.2 SLIMbus Message Support

The SLIMbus interface on the CS47L90 supports bus messages as described in Table 4-63 and Table 4-64.

Table 4-63. SLIMbus Message Support

Category	Message Code MC[6:0]	Description	Generic	Framer	Interface
Device Management	0x01	REPORT_PRESENT (DC, DCV)	S	S	S
Messages	0x02	ASSIGN_LOGICAL_ADDRESS (LA)	D	D	D
	0x04	RESET_DEVICE ()	D	D	D
	0x08	CHANGE_LOGICAL_ADDRESS (LA)	D	D	D
	0x09	CHANGE_ARBITRATION_PRIORITY (AP)	_	_	_
	0x0C	REQUEST_SELF_ANNOUNCEMENT ()	D	D	D
	0x0F	REPORT_ABSENT ()	_		_

Category	Message Code MC[6:0]		Generic	Framer	Interface
Data Channel	0x10	CONNECT_SOURCE (PN, CN)	D	_	_
Management	0x11	CONNECT_SINK (PN, CN)	D	_	_
Messages	0x14	DISCONNECT_PORT (PN)	D	_	_
	0x18	CHANGE_CONTENT (CN, FL, PR, AF, DT, CL, DL)	D	_	_
Information	0x20	REQUEST_INFORMATION (TID, EC)	D	D	D
Management	0x21	REQUEST_CLEAR_INFORMATION (TID, EC, CM)	D	D	D
Messages	0x24	REPLY_INFORMATION (TID, IS)	S	S	S
	0x28	CLEAR_INFORMATION (EC, CM)	D	D	D
	0x29	REPORT_INFORMATION (EC, IS)	_	_	S
Reconfiguration	0x40	BEGIN_RECONFIGURATION ()	D	D	D
Messages	0x44	NEXT_ACTIVE_FRAMER (LAIF, NCo, NCi)	_	D	_
	0x45	NEXT_SUBFRAME_MODE (SM)	_	D	D
	0x46	NEXT_CLOCK_GEAR (CG)	_	D	_
	0x47	NEXT_ROOT_FREQUENCY (RF)	_	D	_
	0x4A	NEXT_PAUSE_CLOCK (RT)	_	D	_
	0x4B	NEXT_RESET_BUS ()	_	D	_
	0x4C	NEXT_SHUTDOWN_BUS ()	_	D	_
	0x50	NEXT_DEFINE_CHANNEL (CN, TP, SD, SL, LN)	D	_	_
	0x51	NEXT_DEFINE_CONTENT (CN, FL, PR, AF, DT, CL, DL)	D	_	_
	0x54	NEXT_ACTIVATE_CHANNEL (CN)	D	_	_
	0x55	NEXT_DEACTIVATE_CHANNEL (CN)	D	_	_
	0x58	NEXT_REMOVE_CHANNEL (CN)	D	_	_
	0x5F	RECONFIGURE_NOW ()	D	D	D
Value Management	0x60	REQUEST_VALUE (TID, EC)	_	_	D
Messages	0x61	REQUEST_CHANGE_VALUE (TID, EC, VU)		_	_
	0x64	REPLY_VALUE (TID, VS)	_	_	S
	0x68	CHANGE_VALUE (EC, VU)	_	_	D

Notes:

- S = Supported as a source device only.
- D = Supported as a destination device only.

The CS47L90 SLIMbus component must be reset prior to scheduling a hardware reset or power-on reset. This can be achieved using the RESET_DEVICE message (issued to the CS47L90 interface device), or else using the NEXT_RESET_BUS message.

Additional notes on specific SLIMbus parameters are described in Table 4-64.

Table 4-64. SLIMbus Parameter Support

Parameter Code	Description	Comments
AF	Auxiliary Bits Format	_
CG	Clock Gear	_
CL	Channel Link	_
СМ	Clear Mask	CS47L90 does not fully support this function. The CM bytes of the REQUEST_CLEAR_INFORMATION or CLEAR_INFORMATION messages must not be sent to CS47L90 Devices. When either of these messages is received, all bits within the specified Information Slice are cleared.
CN	Channel Number	_
DC	Device Class	_
DCV	Device Class Variation	-
DL	Data Length	CS47L90 supports the following DL codes on the bulk data channel ports:
		0x06 = 6 slots (24 data bits)
		0x08 = 8 slots (32 data bits)
		All codes are supported via the CS47L90 audio channel ports.
DT	Data Type	CS47L90 supports the following DT codes:
		0x0 = Not indicated
		0x1 = LPCM audio
		Note that 2's complement PCM can be supported with DT = 0x0.



Table 4-64. SLIMbus Parameter Support (Cont.)

arameter Code	Description	Comments
EC	Element Code	_
FL	Frequency Locked	_
IS	Information Slice	_
LA	Logical Address	_
LAIF	Logical Address, Incoming Framer	_
LN	Data Line	All LN codes (0–7) are supported. The LN value must be equal to one of the data lines that is mapped to one of the CS47L90 SLIMDAT <i>n</i> pins.
		The mapping of the secondary SLIMDAT <i>n</i> pins onto the SLIMbus data lines is configurable, using the value elements of the interface device. (Note that the primary data pin, SLIMDAT1, is always mapped to SLIMbus data line DATA0.)
NCi	Number of Incoming Framer Clock Cycles	_
NCo	Number of Outgoing Framer Clock Cycles	
PN	Port Number	Note that the Port Numbers of the CS47L90 SLIMbus paths are register-configurable, as described in Table 4-67.
PR	Presence Rate	Note that the Presence Rate must be the same as the sample rate selected fo the associated CS47L90 SLIMbus path.
RF	Root Frequency	CS47L90 supports the following RF codes as Active Framer:
		0x1 = 24.576 MHz
		0x2 = 22.5792 MHz
		All codes are supported when CS47L90 is not the Active Framer.
RT	Restart Time	CS47L90 supports the following RT codes:
		0x0 = Fast Recovery
		0x2 = Unspecified Delay
		When either of these values is specified, the CS47L90 resumes toggling the CLK line within four cycles of the CLK line frequency.
SD	Segment Distribution	CS47L90 does not support SD code 0x400. All other defined segment distribution codes are supported.
		Note that any audio channels that are assigned the same SAMPLE_RATE_n or ASYNC_SAMPLE_RATE_n value must also be assigned the same Segment Interval.
SL	Segment Length	_
SM	Subframe Mode	_
TID	Transaction ID	_
TP	Transport Protocol	CS47L90 supports the following TP codes, according to the applicable audio o data port:
		Audio TX channel ports: 0x0 (Isochronous Protocol) or 0x1 (Pushed Protocol)
		Audio RX channel ports: 0x0 (Isochronous Protocol) or 0x2 (Pulled Protocol)
		Bulk data TX channel ports: 0x2 (Pulled Protocol)
		Bulk data RX channel ports: 0x1 (Pushed Protocol)
VS	Value Slice	_
VU	Value Update	_

4.11.3 SLIMbus Clocking Control

The clock frequency of the SLIMbus interface is not fixed, and may be set according to the application requirements. The clock frequency can be reconfigured dynamically as required.

The CS47L90 SLIMbus interface includes a framer device. When configured as the active framer, the SLIMbus clock (SLIMCLK) is an output from the CS47L90. At other times, SLIMCLK is an input. The framer function can be transferred from one device to another; this is known as framer handover, and is controlled by the manager device.

The supported root frequencies in active framer mode are 24.576 or 22.5792 MHz only. At other times, the supported root frequencies are as defined in the MIPI Alliance specification for SLIMbus.

Under normal operating conditions, the SLIMbus interface operates with a fixed root frequency (RF); dynamic updates to the bus rate are applied using a selectable clock gear (CG) function. The root frequency and the clock gear setting are controlled by the manager device; these parameters are transmitted in every SLIMbus superframe to all devices on the bus.

In Gear 10 (the highest clock gear setting), the SLIMCLK input (or output) frequency is equal to the root frequency. In lower gears, the SLIMCLK frequency is reduced by increasing powers of 2.

The clock gear definition is shown in Table 4-65.

Note: The 24.576MHz root frequency is an example only; other frequencies are also supported.

Clock Gear Description SLIMCLK Frequency 1 24.576 MHz 10 Divide by 1 Divide by 2 12.288 MHz 9 Divide by 4 6.144 MHz 8 7 Divide by 8 3.072 MHz 6 Divide by 16 1.536 MHz Divide by 32 5 768 kHz 4 Divide by 64 384 kHz 3 Divide by 128 192 kHz 2 Divide by 256 96 kHz Divide by 512 48 kHz

Table 4-65. SLIMbus Clock Gear Selection

When the CS47L90 is the active framer, the SLIMCLK output is synchronized to the SYSCLK or ASYNCCLK system clock, as selected by the SLIMCLK_SRC bit.

The applicable system clock must be enabled and configured at the SLIMbus root frequency, whenever the CS47L90 is the active framer. See Section 4.17 for details of the SYSCLK and ASYNCCLK system clocks.

When the CS47L90 is not configured as the active framer device, the SLIMCLK input can be used to provide a reference source for the FLLs. The frequency of this reference is controlled using SLIMCLK_REF_GEAR, as described in Table 4-66.

The SLIMbus clock reference is generated using an adaptive divider on the SLIMCLK input. The divider automatically adapts to the SLIMbus clock gear (CG).

Note that, if the clock gear on the bus is lower than the SLIMCLK_REF_GEAR, the selected reference frequency cannot be supported, and the SLIMbus clock reference is disabled.

The SLIMbus clock reference is selected as input to the FLLs by using FLLn_REFCLK_SRC. See Section 4.17 for details of system clocking and the FLLs.

Register Address Bit Label Default Description R1507 (0x05E3) SLIMCLK SRC 0 SLIMbus Clock source SLIMbus Framer Selects the SLIMbus reference clock in Active Framer mode. Ref_Gear 0 = SYSCLK 1 = ASYNCCLK Note that the applicable clock must be enabled, and configured at the SLIMbus Root Frequency, in Active Framer mode. SLIMCLK REF 3:0 SLIMbus Clock Reference control. Sets the SLIMbus reference clock relative to 0x0 GEAR[3:0] the SLIMbus Root Frequency (RF). 0x0 = Clock stopped0x4 = Gear 4. (RF/64) 0x8 = Gear 8. (RF/4)0x1 = Gear 1. (RF/512) 0x5 = Gear 5. (RF/32) 0x9 = Gear 9. (RF/2) $0x2 = Gear 2. (RF/256) \quad 0x6 = Gear 6. (RF/16) \quad 0xA = Gear 10. (RF)$

0x3 = Gear 3. (RF/128) 0x7 = Gear 7. (RF/8)

Table 4-66. SLIMbus Clock Reference Control

All other codes are reserved

^{1.} Assuming 24.576-MHz root frequency

4.11.4 SLIMbus Audio Channel Control

4.11.4.1 Port Number Control

The CS47L90 SLIMbus interface supports up to eight audio input (RX) channels and up to eight audio output (TX) channels. The port numbers for these channels are configurable using the fields described in Table 4-67.

Register Address Label Default Description 0x01 R1490 (0x05D2) 13:8 SLIMRX2 PORT ADDR[5:0] SLIMbus RX Channel n Port number SLIMRX1 PORT ADDR[5:0] 0x00 SLIMbus RX Ports0 5:0 Valid from 0-31 SLIMRX4_PORT_ADDR[5:0] R1491 (0x05D3) 13:8 0x03 SLIMRX3_PORT_ADDR[5:0] SLIMbus_RX_Ports1 0x02 5:0 SLIMRX6 PORT ADDR[5:0] R1492 (0x05D4) 13:8 0x05 SLIMbus_RX_Ports2 5:0 SLIMRX5 PORT ADDR[5:0] 0x04 R1493 (0x05D5) 13:8 SLIMRX8 PORT ADDR[5:0] 0x07 SLIMbus RX Ports3 5:0 SLIMRX7 PORT ADDR[5:0] 0x06 R1494 (0x05D6) 13:8 SLIMTX2 PORT_ADDR[5:0] 0x09 SLIMbus TX Channel n Port number SLIMbus_TX_Ports0 5:0 SLIMTX1_PORT_ADDR[5:0] 0x08 Valid from 0-31 R1495 (0x05D7) 13:8 SLIMTX4_PORT_ADDR[5:0] 0x0B SLIMbus_TX_Ports1 5:0 SLIMTX3_PORT_ADDR[5:0] 0x0A R1496 (0x05D8) 13:8 SLIMTX6 PORT_ADDR[5:0] 0x0D SLIMTX5 PORT ADDR[5:0] SLIMbus_TX_Ports2 5:0 0x0C SLIMTX8_PORT_ADDR[5:0] R1497 (0x05D9) 13:8 0x0F SLIMbus TX Ports3 SLIMTX7_PORT_ADDR[5:0] 5:0 0x0E

Table 4-67. SLIMbus Audio Port Number Control

4.11.4.2 Sample-Rate Control

The SLIMbus audio inputs may be selected as input to the digital mixers or signal-processing functions within the CS47L90 digital core. The SLIMbus audio outputs are derived from the respective output mixers.

The sample rate for each SLIMbus channel is configured using SLIMRXn_RATE and SLIMTXn_RATE—see Table 4-26.

Note that the SLIMbus interface provides simultaneous support for SYSCLK-referenced and ASYNCCLK-referenced sample rates on different channels. For example, 48-kHz and 44.1-kHz SLIMbus audio paths can be simultaneously supported.

Sample-rate conversion is required when routing the SLIMbus paths to any signal chain that is asynchronous or configured for a different sample rate.

4.11.4.3 Signal Path Enable

The SLIMbus interface supports up to eight audio input (RX) channels and up to eight audio output (TX) channels. Each channel can be enabled or disabled using the fields defined in Table 4-68.

Note: SLIMbus audio channels can be supported only when the corresponding ports have been enabled by the manager device (i.e., in addition to setting the respective enable bits). The status bits in Registers R1527 and R1528 indicate the status of each SLIMbus port.

The system clock, SYSCLK, must be configured and enabled before any audio path is enabled. The ASYNCCLK may also be required, depending on the path configuration. See Section 4.17 for details of the system clocks.



Table 4-68. SLIMbus Signal Path Enable

Register Address	Bit	Label	Default	Description
R1525 (0x05F5)	7	SLIMRX8_ENA	0	SLIMbus RX Channel n Enable
SLIMbus_RX_	6	SLIMRX7_ENA	0	0 = Disabled
Channel_Enable	5	SLIMRX6_ENA	0	1 = Enabled
	4	SLIMRX5_ENA	0	1
	3	SLIMRX4_ENA	0	1
	2	SLIMRX3_ENA	0	
	1	SLIMRX2_ENA	0	
	0	SLIMRX1_ENA	0	1
R1526 (0x05F6)	7	SLIMTX8_ENA	0	SLIMbus TX Channel n Enable
SLIMbus_TX_	6	SLIMTX7_ENA	0	0 = Disabled
Channel_Enable	5	SLIMTX6_ENA	0	1 = Enabled
	4	SLIMTX5_ENA	0	1
	3	SLIMTX4_ENA	0	1
	2	SLIMTX3_ENA	0	1
	1	SLIMTX2_ENA	0	1
	0	SLIMTX1_ENA	0	1
R1527 (0x05F7)	7	SLIMRX8_PORT_STS	0	SLIMbus RX Channel n Port Status
SLIMbus_RX_	6	SLIMRX7_PORT_STS	0	(Read only)
Port_Status	5	SLIMRX6_PORT_STS	0	0 = Disabled
	4	SLIMRX5_PORT_STS	0	1 = Configured and active
	3	SLIMRX4_PORT_STS	0	1
	2	SLIMRX3_PORT_STS	0	1
	1	SLIMRX2_PORT_STS	0	1
	0	SLIMRX1_PORT_STS	0	1
R1528 (0x05F8)	7	SLIMTX8_PORT_STS	0	SLIMbus TX Channel n Port Status
SLIMbus_TX_	6	SLIMTX7_PORT_STS	0	(Read only)
Port_Status	5	SLIMTX6_PORT_STS	0	0 = Disabled
	4	SLIMTX5_PORT_STS	0	1 = Configured and active
	3	SLIMTX4_PORT_STS	0	1
	2	SLIMTX3_PORT_STS	0	1
	1	SLIMTX2_PORT_STS	0	1
	0	SLIMTX1_PORT_STS	0	1

4.11.5 SLIMbus Bulk Data Channel Control

4.11.5.1 Port Number Control

The CS47L90 SLIMbus interface supports up to three bulk data input (RX) channels and up to three bulk data output (TX) channels. The port numbers for these channels are configurable using the fields described in Table 4-69.

Table 4-69. SLIMbus Bulk Data Port Number Control

Register Address	Bit	Label	Default	Description
R270340 (0x4_2004)	5:0	SLIMRX9_PORT_ADDR[5:0]	0x10	SLIMbus RX Channel n Port number
SLIMbus_RX_Ports9				Valid from 0–31
R270346 (0x4_200A)	5:0	SLIMRX10_PORT_ADDR[5:0]	0x11]
SLIMbus_RX_Ports10				
R270352 (0x4_2010)	5:0	SLIMRX11_PORT_ADDR[5:0]	0x12	1
SLIMbus_RX_Ports11				
R270358 (0x4_2016)	5:0	SLIMTX9_PORT_ADDR[5:0]	0x18	SLIMbus TX Channel n Port number
SLIMbus_TX_Ports9				Valid from 0–31
R270364 (0x4_201C)	5:0	SLIMTX10_PORT_ADDR[5:0]	0x19	1
SLIMbus_TX_Ports10				
R270370 (0x4_2022)	5:0	SLIMTX11_PORT_ADDR[5:0]	0x1A	1
SLIMbus TX Ports11				



4.11.5.2 Data Transfer Configuration

Bulk data transfers over the SLIMbus interface are configured by defining the start address location within the register map; this is the address of the first data word in the transfer. The address location automatically increments for each data word transmitted or received. The start address for each bulk data channel is configured using the fields described in Table 4-70.

Note that a SLIMbus channel must also be configured and activated, with the required bandwidth for the intended transfer. The secondary data lines are ideal for bulk data transfers, as they offer the highest bandwidth capability.

Note: The start address value in the SLIMbus bulk data transfer x_ADDR fields is coded in byte units—different to the register address definitions throughout this data sheet. The required value of the x_ADDR fields is calculated by multiplying the respective register address by two. For example, to write to the DSP2 program memory, at start address 0x10 0000, the SLIMRX*n* START ADDR field is set to 0x20 0000.

The address autoincrement step size is fixed at 4 bytes, corresponding to successive addresses within the 32-bit register space (from 0x3000 upwards). Accordingly, the SLIMbus bulk data transfer mode is only suitable for memory read/write operations at address 0x3000 and above.

Data transfers using the bulk transfer mode must be configured with data length of 24- or 32-bits only.

The bulk data input channels use pushed transport protocol only. The output channels use pulled transport protocol only. In each case, therefore, the bulk data transfer to/from the CS47L90 is controlled by the host device (typically, the applications processor). The bulk data transfer completes when the host device ceases to push/pull data over the respective channel.

The SLIMbus channel must be deactivated (using the NEXT_DEACTIVATE_CHANNEL message) after the bulk data transfer has completed, before any subsequent bulk transfer is scheduled on that channel.

The address of the most recent data word transferred can be read from the $SLIMTX_n_ADDR$ and $SLIMRX_n_ADDR$ fields (where n is 9, 10, or 11 for the respective bulk data channel). This can be used to indicate the progress of an ongoing data transfer, or confirmation of completion.

Register Address	Bit	Label	Default	Description
R270338 (0x4_2002)	23:0	SLIMRX9_START_ADDR[23:0]	0x00_0000	SLIMbus RX Channel 9 Start Address
SLIMbus_RX_Start_Addr9				
R270342 (0x4_2006)	23:0	SLIMRX9_ADDR[23:0]	0x00_0000	SLIMbus RX Channel 9 Current Address
SLIMbus_RX_Port_Status9				
R270344 (0x4_2008)	23:0	SLIMRX10_START_ADDR[23:0]	0x00_0000	SLIMbus RX Channel 10 Start Address
SLIMbus_RX_Start_Addr10				
R270348 (0x4_200C)	23:0	SLIMRX10_ADDR[23:0]	0x00_0000	SLIMbus RX Channel 10 Current Address
SLIMbus_RX_Port_Status10				
R270350 (0x4_200E)	23:0	SLIMRX11_START_ADDR[23:0]	0x00_0000	SLIMbus RX Channel 11 Start Address
SLIMbus_RX_Start_Addr11				
R270354 (0x4_2012)	23:0	SLIMRX11_ADDR[23:0]	0x00_0000	SLIMbus RX Channel 11 Current Address
SLIMbus_RX_Port_Status11				
R270356 (0x4_2014)	23:0	SLIMTX9_START_ADDR[23:0]	0x00_0000	SLIMbus TX Channel 9 Start Address
SLIMbus_TX_Start_Addr9				
R270360 (0x4_2018)	23:0	SLIMTX9_ADDR[23:0]	0x00_0000	SLIMbus TX Channel 9 Current Address
SLIMbus_TX_Port_Status9				
R270362 (0x4_201A)	23:0	SLIMTX10_START_ADDR[23:0]	0x00_0000	SLIMbus TX Channel 10 Start Address
SLIMbus_TX_Start_Addr10				
R270366 (0x4_201E)	23:0	SLIMTX10_ADDR[23:0]	0x00_0000	SLIMbus TX Channel 10 Current Address
SLIMbus_TX_Port_Status10				
R270368 (0x4_2020)	23:0	SLIMTX11_START_ADDR[23:0]	0x00_0000	SLIMbus TX Channel 11 Start Address
SLIMbus_TX_Start_Addr11				
R270372 (0x4_2024)	23:0	SLIMTX11_ADDR[23:0]	0x00_0000	SLIMbus TX Channel 11 Current Address
SLIMbus TX Port Status11				

Table 4-70. SLIMbus Bulk Data Transfer Control

4.11.6 SLIMbus Control Register Access

The SLIMbus interface supports read/write access to the CS47L90 control registers via the value map of the interface device. Full read/write access to all registers is possible, via the user value elements portion of the value map.

Note that if multibyte transfers of more than 8 bytes are scheduled (see Section 4.11.6.3), system clocking constraints must be observed to ensure control interface limits are not exceeded. Full details of the applicable clocking requirements are provided in Section 4.17.7.

4.11.6.1 Control Register Write

Register write operations are implemented using the CHANGE_VALUE message. A maximum of two messages may be required, depending on circumstances: the first CHANGE_VALUE message selects the register page (bits [23:8] of the control register address); the second message contains the data and bits [7:0] of the register address. The first message may be omitted if the register page is unchanged from the previous read or write operation.

The required SLIMbus parameters are described in Table 4-71 and Table 4-72, for the generic case of writing the value 0xVVVV to control register address 0xYYYYZZ. Note that it is also possible to write blocks of up to 16 bytes (to consecutive register addresses), as described in Section 4.11.6.3.

Parameter	Value	Description
Source Address	0xSS	SS is the 8-bit logical address of the message source. This could be any active device on the bus, but is typically the manager device (0xFF).
Destination Address	0xLL	LL is the 8-bit logical address of the message destination (i.e., the CS47L90 SLIMbus interface device). The value is assigned by the SLIMbus manager device.
Access Mode	0b1	Selects byte-based access mode.
Byte Address	0x800	Identifies the user value element for selecting the control register page address.
Slice Size	0b001	Selects 2-byte slice size
Value Update	0xYYYY	YYYY is bits [23:8] of the applicable control register address.

Table 4-71. Register Write Message (1)—CHANGE_VALUE

Table 4-72. I	Register Write	Message (2)-	-CHANGE_\	/ALUE
---------------	----------------	--------------	-----------	-------

Parameter	Value	Description
Source Address	0xSS	SS is the 8-bit logical address of the message source. This could be any active device on the bus, but is typically the manager device (0xFF).
Destination Address	0xLL	LL is the 8-bit logical address of the message destination (i.e., the CS47L90 SLIMbus interface device). The value is assigned by the SLIMbus manager device.
Access Mode	0b1	Selects byte-based access mode.
Byte Address	0xUUU	Specifies the value map address, calculated as 0xA00 + (2 x 0xZZ), where ZZ is bits [7:0] of the applicable control register address.
Slice Size	0b001	Selects 2-byte slice size
Value Update	0xVVVV	VVVV is the 16-bit data to be written.

Note: The first message may be omitted if its contents are unchanged from the previous CHANGE_VALUE message sent to the CS47L90.

4.11.6.2 Control Register Read

Register read operations are implemented using the CHANGE_VALUE and REQUEST_VALUE messages. A maximum of two messages may be required, depending on circumstances: the CHANGE_VALUE message selects the register page (bits [23:8] of the control register address); the REQUEST_VALUE message contains bits [7:0] of the register address. The first message may be omitted if the register page is unchanged from the previous read or write operation.

The required SLIMbus parameters are described in Table 4-73 and Table 4-74, for the generic case of reading the contents of control register address 0xYYYYZZ. Note that it is also possible to read blocks of up to 8 bytes (to consecutive register addresses), as described in Section 4.11.6.3.

Table 4-73.	Register F	Read Mes	sage (1)—	CHANGE	VAI UF
IUDIO TIOI	rregiote: i	todd illoo	ougo (i)	O: :/ \: \ \C	

Parameter	Value	Description
Source Address		SS is the 8-bit logical address of the message source. This could be any active device on the bus, but is typically the manager device (0xFF).
Destination Address		LL is the 8-bit logical address of the message destination (i.e., the CS47L90 SLIMbus interface device). The value is assigned by the SLIMbus manager device.
Access Mode	0b1	Selects byte-based access mode.
Byte Address	0x800	Identifies the user value element for selecting the control register page address.
Slice Size	0b001	Selects 2-byte slice size
Value Update	0xYYYY	YYYY is bits [23:8] of the applicable control register address.

Table 4-74. Register Read Message (2)—REQUEST_VALUE

Parameter	Value	Description
Source Address		SS is the 8-bit logical address of the message source. This could be any active device on the bus, but is typically the manager device (0xFF).
Destination Address		LL is the 8-bit logical address of the message destination (i.e., the CS47L90 SLIMbus interface device). The value is assigned by the SLIMbus manager device.
Access Mode		Selects byte-based access mode.
Byte Address	0xUUU	Specifies the value map address, calculated as 0xA00 + (2 x 0xZZ), where ZZ is bits [7:0] of the applicable control register address.
Slice Size	0b001	Selects 2-byte slice size
Transaction ID	0xTTTT	TTTT is the 16-bit transaction ID for the message. The value is assigned by the SLIMbus manager device.

Note: The first message may be omitted if its contents are unchanged from the previous CHANGE_VALUE message sent to the CS47L90.

The CS47L90 responds to the register read commands in accordance with the normal SLIMbus protocols.

Note that the CS47L90 assumes that sufficient control space slots are available in which to provide its response before the next REQUEST_VALUE message is received. The CS47L90 response is made using a REPLY_VALUE message; the SLIMbus manager should wait until the REPLY_VALUE message has been received before sending the next REQUEST_VALUE message. If additional REQUEST_VALUE messages are received before the CS47L90 response has been made, the earlier REQUEST_VALUE messages are ignored (i.e., only the last REQUEST_VALUE message is serviced).

4.11.6.3 Multibyte Control Register Access

Register data transfers of up to 16 bytes can be configured using the slice size parameter in the second message of the applicable protocol (see Table 4-72 or Table 4-74). Additional value update words are appended to respective data message in this case, with the applicable data contents.

- Multibyte register write access is supported with slice size of 2, 4, 8, 12, or 16 bytes.
- Multibyte register read access is supported with slice size of 2, 4, or 8 bytes.

Note that if multibyte transfers of more than 8 bytes are scheduled, system clocking constraints must be observed to ensure control interface limits are not exceeded. See Section 4.17.7.

When a 2-byte transfer is selected, the register address 0xYYYYZZ is used (using the same naming conventions as above). When more than 2 bytes are transferred, the register address is automatically incremented as described in Table 4-75.

Table 4-75. SLIMbus Register Read/Write Sequence—16-Bit Register Space (< 0x3000)

Register Address (<0x3000)	Byte Sequence
Base address (0xYYYYZZ)	Bytes 2 and 1 (0xVVVV)
Base address + 1	Bytes 4 and 3
Base address + 2	Bytes 6 and 5
Base address + 3	Bytes 8 and 7
Base address + 4	Bytes 10 and 9



Table 4-75. SLIMbus Register Read/Write Sequence—16-Bit Register Space (< 0x3000) (Cont.)

Register Address (<0x3000)	Byte Sequence
Base address + 5	Bytes 12 and 11
Base address + 6	Bytes 14 and 13
Base address + 7	Bytes 16 and 15

Note: Register addresses from R12288 (0x3000) upwards are formatted as 32-bit words. When accessing these addresses, the slice size should be a multiple of 4 bytes and the byte address should be aligned with the 32-bit data word boundaries (i.e., an even number). The byte ordering for these register addresses is described in Table 4-76.

Table 4-76. SLIMbus Register Read/Write Sequence—32-Bit Register Space (≥ 0x3000)

Register Address (≥0x3000)	Byte Sequence
Base address (0xYYYYZZ)	Bytes 4, 3, 2, 1
Base address + 2	Bytes 8, 7, 6, 5
Base address + 4	Bytes 12, 11, 10, 9
Base address + 6	Bytes 16, 15, 14, 13

4.12 Output Signal Path

The CS47L90 provides four stereo pairs of audio output signal paths. These outputs comprise ground-referenced headphone drivers, and a digital output interface suitable for external speaker drivers. The output signal paths are summarized in Table 4-77.

Table 4-77. Output Signal Path Summary

Signal Path	Descriptions	Output Pins
OUT1L, OUT1R	Ground-referenced headphone/earpiece output	HPOUT1L, HPOUT1R
OUT2L, OUT2R	Ground-referenced headphone/earpiece output	HPOUT2L, HPOUT2R
OUT3L, OUT3R	Ground-referenced headphone/earpiece output	HPOUT3L, HPOUT3R
OUT5L, OUT5R	Digital speaker (PDM) output	SPKDAT, SPKCLK

The analog output paths incorporate high performance 24-bit sigma-delta DACs.

Under default conditions, the headphone drivers provide a stereo, single-ended output. A mono mode is also available on each headphone output pair, providing a differential (BTL) configuration. The ground-referenced headphone output paths incorporate a common mode feedback path for rejection of system-related noise. These outputs support direct connection to headphone loads, with no requirement for AC coupling capacitors.

The digital output path provides a stereo pulse-density modulation (PDM) output interface, for connection to external audio devices. A total of two digital output channels are provided.

Digital filters can be enabled in the output signal paths, supporting audiophile-quality DAC playback options. These hi-fi filters allow user selection of the preferred characteristics, (e.g., linear phase, antialiasing, or apodizing filter responses).

Digital volume control is available on all outputs (analog and digital), with programmable ramp control for smooth, glitch-free operation. A configurable noise-gate function is available on each output signal path. Any two of the output signal paths may be selected as input to the AEC loop-back paths.

The CS47L90 provides short-circuit detection on the headphone output paths.

The CS47L90 output signal paths are shown in Fig. 4-51.

The OUT4 path is not implemented on this device.




Figure 4-51. Output Signal Paths



4.12.1 Output Signal Path Enable

The output signal paths are enabled using the bits described in Table 4-78. The respective bits must be enabled for analog or digital output on the respective output paths.

The output signal paths are muted by default. It is recommended that deselecting the mute should be the final step of the path enable control sequence. Similarly, the mute should be selected as the first step of the path disable control sequence. The output signal path mute functions are controlled using the bits described in Table 4-78.

The supply rails for the analog outputs (OUT1, OUT2, and OUT3) are generated using an integrated dual-mode charge pump, CP1. The charge pump is enabled automatically by the CS47L90 when required by the output drivers; see Section 4.20.

The CS47L90 schedules a pop-suppressed control sequence to enable or disable the OUT1, OUT2, and OUT3 signal paths. This is automatically managed by the control-write sequencer in response to setting the respective HP*nx*_ENA bits; see Section 4.19 for further details.

The output signal path enable/disable control sequences are inputs to the interrupt circuit and can be used to trigger an interrupt event when a sequence completes; see Section 4.16.

The system clock, SYSCLK, must be configured and enabled before any audio path is enabled. The ASYNCCLK may also be required, depending on the path configuration. See Section 4.17 for details of the system clocks.

The CS47L90 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the output signal paths and associated DACs. If the frequency is too low, an attempt to enable an output signal path fails. Note that active signal paths are not affected under such circumstances.

The status bits in Register R1025 and R1030 indicate the status of each output signal path. If an underclocked error condition occurs, these bits indicate which signal paths have been enabled.

Register Address	Bit	Label	Default	Description
R1024 (0x0400)	9	OUT5L_ENA	0	Output Path 5 (left) enable
Output_Enables_1				0 = Disabled
				1 = Enabled
	8	OUT5R_ENA	0	Output Path 5 (right) enable
				0 = Disabled
				1 = Enabled
	5	HP3L_ENA	0	Output Path 3 (left) enable
				0 = Disabled
				1 = Enabled
	4	HP3R_ENA	0	Output Path 3 (right) enable
				0 = Disabled
				1 = Enabled
	3	HP2L_ENA	0	Output Path 2 (left) enable
				0 = Disabled
				1 = Enabled
	2	HP2R_ENA	0	Output Path 2 (right) enable
				0 = Disabled
				1 = Enabled
	1	HP1L_ENA	0	Output Path 1 (left) enable
				0 = Disabled
				1 = Enabled
	0	HP1R_ENA	0	Output Path 1 (right) enable
				0 = Disabled
				1 = Enabled

Table 4-78. Output Signal Path Enable



Table 4-78.	Output	Signal	Path	Fnable	(Cont)	١
1 abic 4-7 0.	Output	Signal	raui	LIIabie	(COIIC.)	,

Register Address	Bit	Label	Default	Description
R1025 (0x0401)	9	OUT5L_ENA_STS	0	Output Path 5 (left) enable status
Output_Status_1				0 = Disabled
				1 = Enabled
	8	OUT5R_ENA_STS	0	Output Path 5 (right) enable status
				0 = Disabled
				1 = Enabled
R1030 (0x0406)	5	OUT3L_ENA_STS	0	Output Path 3 (left) enable status
Raw_Output_Status_1				0 = Disabled
				1 = Enabled
	4	OUT3R_ENA_STS	0	Output Path 3 (right) enable status
				0 = Disabled
				1 = Enabled
	3	OUT2L_ENA_STS	0	Output Path 2 (left) enable status
				0 = Disabled
				1 = Enabled
	2	OUT2R_ENA_STS	0	Output Path 2 (right) enable status
				0 = Disabled
				1 = Enabled
	1	OUT1L_ENA_STS	0	Output Path 1 (left) enable status
				0 = Disabled
				1 = Enabled
	0	OUT1R_ENA_STS	0	Output Path 1 (right) enable status
				0 = Disabled
				1 = Enabled

4.12.2 Output Signal Path Sample-Rate Control

The output signal paths are derived from the respective output mixers within the CS47L90 digital core. The sample rate for the output signal paths is configured using OUT RATE—see Table 4-26.

Note that sample-rate conversion is required when routing the output signal paths to any signal chain that is asynchronous or configured for a different sample rate.

4.12.3 Output Signal Path Control

Under default register conditions, the headphone output (OUT1–OUT3) paths are configured for stereo output. The headphone paths can be configured for mono differential (BTL) output using the OUT*n*_MONO bits; this is ideal for driving an earpiece or hearing aid coil.

When the OUT*n*_MONO bit is set, the respective right channel output is an inverted copy of the left channel output signal; this creates a differential output between the respective outputs. The left and right channel output drivers must both be enabled in Mono Mode; both channels should be enabled simultaneously using the bits described in Table 4-78.

The mono (BTL) signal paths are shown in Fig. 4-51. Note that, in Mono Mode, the effective gain of the signal path is increased by 6 dB.

The SPKCLK frequency of the PDM output path (OUT5) is controlled by OUT5_OSR, as described in Table 4-79. When the OUT5_OSR bit is set, the audio performance is improved, but power consumption is also increased.

Note that the SPKCLK frequencies noted in Table 4-79 assume that the SYSCLK frequency is a multiple of 6.144 MHz (SYSCLK_FRAC=0). If the SYSCLK frequency is a multiple of 5.6448 MHz (SYSCLK_FRAC = 1), the SPKCLK frequency is scaled accordingly.

Table 4-79. SPKCLK Frequency

Condition	SPKCLK Frequency
OUT5_OSR = 0	3.072 MHz
OUT5_OSR = 1	6.144 MHz



The CS47L90 incorporates a stereo ANC processor that can provide noise reduction in many different operating conditions. The noise cancelation signals can be mixed into any of the output signal paths using the x_ANC_SRC fields, as described in Table 4-80. See Section 4.6 for further details of the ANC function.

The output signal path control registers are defined in Table 4-80.

Table 4-80. Output Signal Path Control

Register Address	Bit	Label	Default	Description
R1040 (0x0410)	12	OUT1_MONO	0	Output Path 1 Mono Mode
Output_Path_				(Configures HPOUT1L and HPOUT1R as a mono differential output.)
Config_1L				0 = Disabled
				1 = Enabled
				The gain of the signal path is increased by 6 dB in differential (mono) mode.
	11:10	OUT1L_ANC_	00	OUT1L ANC Source Select
		SRC[1:0]		00 = Disabled
				01 = ANC Left channel
				10 = ANC Right channel
				11 = Reserved
R1044 (0x0414)	11:10	OUT1R_ANC_	00	OUT1R ANC Source Select
Output_Path_		SRC[1:0]		00 = Disabled
Config_1R				01 = ANC Left channel
				10 = ANC Right channel
				11 = Reserved
R1048 (0x0418)	12	OUT2_MONO	0	Output Path 2 Mono Mode
Output_Path_		0012_1110110		(Configures HPOUT2L and HPOUT2R as a mono differential output.)
Config_2L				0 = Disabled
<u> </u>				1 = Enabled
				The gain of the signal path is increased by 6 dB in differential (mono) mode.
	11:10	OUT2L_ANC_	00	OUT2L ANC Source Select
	11.10	SRC[1:0]		00 = Disabled
				01 = ANC Left channel
				10 = ANC Right channel
				11 = Reserved
R1052 (0x041C)	11:10	OUT2R_ANC_	00	OUT2R ANC Source Select
Output_Path_	11.10	SRC[1:0]	00	00 = Disabled
Config_2R		0.10[0]		01 = ANC Left channel
comg_r.				10 = ANC Right channel
				11 = Reserved
D4056 (0v0400)	10	OUT3_MONO	0	
R1056 (0x0420)	12	0013_101010	0	Output Path 3 Mono Mode
Output_Path_ Config_3L				(Configures HPOUT3L and HPOUT3R as a mono differential output.) 0 = Disabled
Oomig_or				
				1 = Enabled
	44.40	OLITOL AND	00	The gain of the signal path is increased by 6 dB in differential (mono) mode.
	11:10	OUT3L_ANC_ SRC[1:0]	00	OUT3L ANC Source Select
		31(0[1.0]		00 = Disabled
				01 = ANC Left channel
				10 = ANC Right channel
D4000 (0, 0 10 1)	44 15	OUTOD 1110	1	11 = Reserved
R1060 (0x0424)	11:10		00	OUT3R ANC Source Select
Output_Path_		SRC[1:0]		00 = Disabled
Config_3R				01 = ANC Left channel
				10 = ANC Right channel
				11 = Reserved



Table 4-80.	Output	Signal	Path	Control	(Cont)
1 able 4-00.	Output	Signal	гаш	Control	(COIIC.)

Register Address	Bit	Label	Default	Description
R1072 (0x0430)	13	OUT5_OSR	0	Output Path 5 Oversample Rate
Output_Path_				0 = Normal mode
Config_5L				1 = High Performance mode
	11:10	OUT5L_ANC_	00	OUT5L ANC Source Select
		SRC[1:0]		00 = Disabled
				01 = ANC Left channel
				10 = ANC Right channel
				11 = Reserved
R1076 (0x0434)	11:10	OUT5R_ANC_	00	OUT5R ANC Source Select
Output_Path_		SRC[1:0]		00 = Disabled
Config_5R				01 = ANC Left channel
				10 = ANC Right channel
				11 = Reserved

4.12.4 Output Signal Path Digital Filter Control

An integrated signal-processing engine on the CS47L90 supports digital filter requirements for range of hi-fi applications. Preset filter coefficients are held in on-board ROM, and can be configured and enabled as required. The hi-fi filters are tailored to specific sample rates, and provide options relating to passband frequency, stopband attenuation, and phase-response characteristics.

The filter type is selected using the HIFI_FIR_TYPE field. The available filters are each described in Table 4-81. The digital filter can be enabled in any output path, using the respective OUT*nx* HIFI bits.

Note that only one filter type can be selected at any time, but the applicable filter can be enabled on any number of output paths simultaneously. The supported sample rates for each filter type are noted in Table 4-81—the selected filter must be consistent with the output sample rate (OUT_RATE) setting.

The digital filter can be enabled or disabled independently in any output path. A short interruption to the playback if the filter type is changed while the hi-fi filters are enabled on any output path.

The hi-fi digital filters are described in Table 4-81.

Table 4-81. Output Signal Path Digital Filter Types

Туре	Sample Rate	Description	Passband	Stopband	Passband Ripple	Stopband Attenuation
0	48 kHz,	Deep stopband, linear phase	0.454 fs	0.546 fs	0.001 dB	120 dB
1	44.1 kHz	Deep stopband, minimum phase	0.454 fs	0.546 fs	0.001 dB	120 dB
2		Antialias, linear phase	0.417 fs	0.5 fs	0.001 dB	110 dB
3		Antialias, minimum phase	0.417 fs	0.5 fs	0.001 dB	110 dB
4	96 kHz,	Non-apodizing, linear phase	0.227 fs	0.5 fs	0.001 dB	120 dB
5	88.2 kHz	Non-apodizing, minimum phase	0.227 fs	0.5 fs	0.001 dB	120 dB
6		Apodizing, linear phase	0.227 fs	0.454 fs	0.001 dB	120 dB
7		Apodizing, minimum phase	0.227 fs	0.454 fs	0.001 dB	120 dB
8	192 kHz,	Non-apodizing, linear phase	0.114 fs	0.5 fs	0.001 dB	125 dB
9	176.4 kHz	Non-apodizing, minimum phase	0.114 fs	0.5 fs	0.001 dB	125 dB
10	1	Apodizing, linear phase	0.114 fs	0.454 fs	0.001 dB	125 dB
11		Apodizing, minimum phase	0.114 fs	0.454 fs	0.001 dB	125 dB

At 48 kHz (or 44.1 kHz) sample rate, the key parameters of the hi-fi digital filters are the stopband attenuation and phase response. The stopband characteristics are noted in Table 4-81.

The choice between linear phase and minimum phase filters determines time-domain effects of the filter transfer function. Linear phase offers zero group delay, and equal levels of pre- and postringing. Minimum phase offers minimum preringing and latency, but higher levels of postringing and group delay distortion.



For sample rates above 48kHz, a choice between apodizing and non-apodizing filters is available. Apodizing filters have the capability to reduce time-domain distortion—this can be used to eliminate time smear effects introduced by other filters in the signal chain, provided the other filters have a flat frequency response throughout the apodizing filter's cut-off region. The cut-off (stopband) frequency of the apodizing filters are slightly lower than the respective non-apodizing filter response.

The hi-fi digital filter control registers are described in Table 4-82.

Table 4-82. Output Signal Path Digital Filter Control

Register Address	Bit	Label	Default	Description
R1040 (0x0410)	14	OUT1L_HIFI	0	Output Path 1 (Left) Hi-Fi Filter Enable
Output_Path_				0 = Disabled
Config_1L				1 = Enabled
R1044 (0x0414)	14	OUT1R_HIFI	0	Output Path 1 (Right) Hi-Fi Filter Enable
Output_Path_				0 = Disabled
Config_1R				1 = Enabled
R1048 (0x0418)	14	OUT2L_HIFI	0	Output Path 2 (Left) Hi-Fi Filter Enable
Output_Path_				0 = Disabled
Config_2L				1 = Enabled
R1052 (0x041C)	14	OUT2R_HIFI	0	Output Path 2 (Right) Hi-Fi Filter Enable
Output_Path_				0 = Disabled
Config_2R				1 = Enabled
R1056 (0x0420)	14	OUT3L_HIFI	0	Output Path 3 (Left) Hi-Fi Filter Enable
Output_Path_				0 = Disabled
Config_3L				1 = Enabled
R1060 (0x0424)	14	OUT3R_HIFI	0	Output Path 3 (Right) Hi-Fi Filter Enable
Output_Path_				0 = Disabled
Config_3R				1 = Enabled
R1072 (0x0430)	14	OUT5L_HIFI	0	Output Path 5 (Left) Hi-Fi Filter Enable
Output_Path_				0 = Disabled
Config_5L				1 = Enabled
R1076 (0x0434)	14	OUT5R_HIFI	0	Output Path 5 (Right) Hi-Fi Filter Enable
Output_Path_				0 = Disabled
Config_5R				1 = Enabled
R1102 (0x044E)	3:0	HIFI_FIR_	0x0	Output Path Hi-Fi Filter Select
Filter_Control		TYPE[3:0]		0x0 = 48 kHz deep stopband, linear phase
				0x1 = 48 kHz deep stopband, minimum phase
				0x2 = 48 kHz antialias, linear phase
				0x3 = 48 kHz antialias, minimum phase
				0x4 = 96 kHz non-apodizing, linear phase
				0x5 = 96 kHz non-apodizing, minimum phase
				0x6 = 96 kHz apodizing, linear phase
				0x7 = 96 kHz apodizing, minimum phase
				0x8 = 192 kHz non-apodizing, linear phase
				0x9 = 192 kHz non-apodizing, minimum phase
				0xA = 192 kHz apodizing, linear phase
				0xB = 192 kHz apodizing, minimum phase
				All other codes are reserved

4.12.5 Output Signal Path Digital Volume Control

A digital volume control is provided on each output signal path, providing –64 to +31.5 dB gain control in 0.5-dB steps. An independent mute control is also provided for each output signal path.

Whenever the gain or mute setting is changed, the signal path gain is ramped up or down to the new settings at a programmable rate. For increasing gain (or unmute), the rate is controlled by OUT_VI_RAMP. For decreasing gain (or mute), the rate is controlled by OUT_VD_RAMP.

Note: The OUT_VI_RAMP and OUT_VD_RAMP fields should not be changed while a volume ramp is in progress.



The OUT_VU bits control the loading of the output signal path digital volume and mute controls. When OUT_VU is cleared, the digital volume and mute settings are loaded into the respective control register, but does not actually change the signal path gain. The digital volume and mute settings on all of the output signal paths are updated when a 1 is written to OUT_VU. This makes it possible to update the gain of multiple signal paths simultaneously.

Note that, although the digital-volume controls provide 0.5-dB steps, the internal circuits provide signal gain adjustment in 0.125-dB steps. This allows a very high degree of gain control—smooth volume ramping under all operating conditions.

The digital volume control registers are described in Table 4-83 and Table 4-84.

Table 4-83. Output Signal Path Digital Volume Control

Register Address	Bit	Label	Default		Description		
R1033 (0x0409)	6:4	OUT_VD_	010	Output Volume Decreasing	g Ramp Rate (seconds/6	6 dB)	
Output_Volume_	1	RAMP[2:0]		This field should not be ch	anged while a volume ra	amp is in progress.	
Ramp				000 = 0 ms	011 = 2 ms	110 = 15 ms	
				001 = 0.5 ms	100 = 4 ms	111 = 30 ms	
	1			010 = 1 ms	101 = 8 ms		
	2:0	OUT_VI_	010	Output Volume Increasing	Ramp Rate (seconds/6	dB)	
	1	RAMP[2:0]		This field should not be ch	anged while a volume ra	amp is in progress.	
	1			000 = 0 ms	011 = 2 ms	110 = 15 ms	
	1			001 = 0.5 ms	100 = 4 ms	111 = 30 ms	
	1			010 = 1 ms	101 = 8 ms		
R1041 (0x0411)	9	OUT_VU	See	Output Signal Paths Volum	ne Update. Writing 1 to th	is bit causes the Output Signal	
DAC_Digital_			Footnote 1	Paths Volume and Mute se	•	nultaneously	
Volume_1L	8	OUT1L_MUTE	1	Output Path 1 (Left) Digita	l Mute		
	1			0 = Unmute			
				1 = Mute			
	7:0	OUT1L_VOL[7:0]	0x80			for volume register definition).	
	1			-64 dB to +31.5 dB in 0.5-	· ·		
	1			0x00 = -64dB	0x80 = 0 dB	0xC0 to 0xFF = Reserved	
	1			0x01 = -63.5dB	(0.5-dB steps)		
D4045 (0.0445)		OUT MI		(0.5-dB steps)	0xBF = +31.5 dB		
R1045 (0x0415) DAC_Digital_	9	OUT_VU		Paths Volume and Mute se	ettings to be updated sin	is bit causes the Output Signal nultaneously	
Volume_1R	8	OUT1R_MUTE	1	Output Path 1 (Right) Digit	tal Mute		
	1			0 = Unmute			
				1 = Mute			
	7:0	OUT1R_VOL[7:0]	0x80	Output Path 1 (Right) Digit definition).	tal Volume (see Table 4-	84 for volume register	
	1			-64 dB to +31.5 dB in 0.5-dB steps			
	1			0x00 = -64 dB	0x80 = 0 dB	0xC0 to 0xFF = Reserved	
				0x01 = -63.5 dB	(0.5-dB steps)		
	<u> </u>			(0.5-dB steps)	0xBF = +31.5 dB		
R1049 (0x0419)	9	OUT_VU	See			is bit causes the Output Signal	
DAC_Digital_		0.1.701	Footnote 1	Paths Volume and Mute se		nultaneously	
Volume_2L	8	OUT2L_MUTE	1	Output Path 2 (Left) Digita	I Mute		
				0 = Unmute			
		011701 1/01/77 01	0.00	1 = Mute	T. 1. 4.04		
	7:0	OUT2L_VOL[7:0]	0x80	, , , ,	,	for volume register definition).	
				-64 dB to +31.5 dB in 0.5-	· ·	0.001: 0.55	
				0x00 = -64 dB	0x80 = 0 dB	0xC0 to 0xFF = Reserved	
				0x01 = -63.5 dB	(0.5-dB steps)		
	<u> </u>			(0.5-dB steps)	0xBF = +31.5 dB		



Table 4-83. Output Signal Path Digital Volume Control (Cont.)

RT053 (0x041D) DAC Digital Volume Dack Witting 1 to this bit causes the Output Signal Paths Volume and Mule settings to be updated simultaneously	Register Address	Bit	Label	Default	Description
Paths Volume 2R					
Second S	` '			Footnote 1	
1 = Mutre	Volume_2R	8	OUT2R_MUTE	1	Output Path 2 (Right) Digital Mute
7.0 OUT2R_VOL[7.0] Ox80 Output Peth 2 (Right) Digital Volume (see Table 4-84 for volume register definition),					0 = Unmute
definition).					1 = Mute
RT057 (0x0421) 9		7:0	OUT2R_VOL[7:0]	0x80	
No. No.					-64 dB to +31.5 dB in 0.5-dB steps
					0x00 = -64 dB $0x80 = 0 dB$ $0xC0 to 0xFF = Reserved$
R1057 (0x0421) 9					0x01 = -63.5 dB $(0.5 - dB steps)$
Paths Volume_3L South Paths Volume and Mute settings to be updated simultaneously					, , ,
See	R1057 (0x0421)	9	OUT_VU		
0 = Unmute 1 = Mute 1 = Mut	DAC_Digital_				
1 = Mute	Volume_3L	8	OUT3L_MUTE	1	
7:0 OUT3L_VOL[7:0] 0x80 Output Path 3 (Left) Digital Volume (see Table 4-84 for volume register definition). -64 dB to +31.5 dB in 0.5-dB steps 0x00 = -64 dB 0x80 = 0 dB 0xC0 to 0xFF = Reserved 0x01 = -63.5 dB (0.5-dB steps) 0xBF = +31.5 dB 0xBO = -64 dB 0xBO = 0 dB 0xB					
R1031 (0x0425)					
R1061 (0x0425)		7:0	OUT3L_VOL[7:0]	0x80	
No.01 = -63.5 dB					·
Marcon M					
R1061 (0x0425) DAC_Digital Volume_3R					0x01 = -63.5 dB $(0.5 - dB steps)$
DAC_Digital Volume_3R					
Volume_3R	R1061 (0x0425)	9	OUT_VU		
0 = Unmute 1 = Mute 7:0 OUT3R_VOL[7:0] 0x80 Output Path 3 (Right) Digital Volume (see Table 4-84 for volume register definition).		8	OUT3R_MUTE	1	
7:0 OUT3R_VOL[7:0] 0x80 Output Path 3 (Right) Digital Volume (see Table 4-84 for volume register definition). -64 dB to +31.5 dB in 0.5-dB steps -64 dB to +31.5 dB (0.5-dB steps) -7:0 OUT_VU See Output Signal Paths Volume Update. Writing 1 to this bit causes the Output Signal Paths Volume St -7:0 OUT5L_VOL[7:0] 0x80 Output Path 5 (Left) Digital Mute -7:0 OUT5L_VOL[7:0] 0x80 Output Path 5 (Left) Digital Volume (see Table 4-84 for volume register definition). -64 dB to +31.5 dB in 0.5-dB steps -7:0 OUT5L_VOL[7:0] 0x80 Output Path 5 (Left) Digital Volume (see Table 4-84 for volume register definition). -64 dB to +31.5 dB in 0.5-dB steps -7:0 OUT5L_VOL[7:0] Ox80 Output Path 5 (Left) Digital Volume (see Table 4-84 for volume register definition). -64 dB to +31.5 dB in 0.5-dB steps -7:0 OUT5R_MUTE 1 Output Signal Paths Volume Update. Writing 1 to this bit causes the Output Signal Paths Volume and Mute settings to be updated simultaneously -7:0 OUT5R_MUTE 1 Output Path 5 (Right) Digital Mute -7:0 OUT5R_VOL[7:0] 0x80 Output Path 5 (Right) Digital Mute -7:0 OUT5R_VOL[7:0] Ox80 Output Path 5 (Right) Digital Volume (see Table 4-84 for volume register definition). -64 dB to +31.5 dB in 0.5-dB steps -7:0 OUT5R_VOL[7:0] Ox80 Output Path 5 (Right) Digital Volume (see Table 4-84 for volume register definition). -64 dB to +31.5 dB in 0.5-dB steps -7:0 OUT5R_VOL[7:0] Ox80 Output Path 5 (Right) Digital Volume (see Table 4-84 for volume register definition). -64 dB to +31.5 dB in 0.5-dB steps -7:0 OUT5R_VOL[7:0] Ox80 Output Path 5 (Right) Digital Volume (see Table 4-84 for volume register definition). -7:0 OUT5R_VOL[7:0] Ox80 Output Path 5 (Right) Digital Volume (see Table 4-84 for volume register definition). -7:0 OUT5R_VOL[7:0] Ox80 Output Path 5 (Right) Digital Volume (see Table 4-84 for volume Path 5 (Right) Digital Volume (see Table 4-84 for volume Path 5 (Right) Digital Volu	_		_		0 = Unmute
Definition Color					1 = Mute
Note		7:0	OUT3R_VOL[7:0]	0x80	
Novertheeting Novertheetin					-64 dB to +31.5 dB in 0.5-dB steps
					0x00 = -64 dB $0x80 = 0 dB$ $0xC0 to 0xFF = Reserved$
R1073 (0x0431) DAC_Digital Volume_5L See Footnote 1 Output Signal Paths Volume Update. Writing 1 to this bit causes the Output Signal Paths Volume and Mute settings to be updated simultaneously Output Path 5 (Left) Digital Mute 0 = Unmute 1 = Mute					0x01 = -63.5 dB $(0.5 -dB steps)$
DAC_Digital_Volume_5L					(* * * * * * * * * * * * * * * * * * *
Nolume_5L 8	` '	9	OUT_VU		
0 = Unmute 1 = Mute 7:0 OUT5L_VOL[7:0] 0x80 Output Path 5 (Left) Digital Volume (see Table 4-84 for volume register definition). -64 dB to +31.5 dB in 0.5-dB steps 0x00 = -64 dB 0x80 = 0 dB 0xC0 to 0xFF = Reserved 0x01 = -63.5 dB (0.5-dB steps) (0.5-dB steps) (0.5-dB steps) 0xBF = +31.5 dB Output Signal Paths Volume Update. Writing 1 to this bit causes the Output Signal Paths Volume_SR OUT5R_MUTE 1 Output Path 5 (Right) Digital Mute 0 = Unmute 1 = Mute 1 = Mute Output Path 5 (Right) Digital Volume (see Table 4-84 for volume register definition). -64 dB to +31.5 dB in 0.5-dB steps 0x00 = -64 dB 0x80 = 0 dB 0xC0 to 0xFF = Reserved 0x01 = -63.5 dB (0.5-dB steps)		_	OUTEL MUTE		
1 = Mute	voiume_5L	8	OUTSL_MUTE	1	, , , , ,
7:0 OUT5L_VOL[7:0] Ox80 Output Path 5 (Left) Digital Volume (see Table 4-84 for volume register definition). -64 dB to +31.5 dB in 0.5-dB steps 0x00 = -64 dB					
-64 dB to +31.5 dB in 0.5-dB steps -64 dB to +31.5 dB in 0.5-dB steps -64 dB 0x80 = 0 dB 0xC0 to 0xFF = Reserved -64 dB 0x80 = 0 dB 0xC0 to 0xFF = Reserved -64 dB 0x80 = 0 dB 0xC0 to 0xFF = Reserved -64 dB to +31.5 dB (0.5-dB steps) -64 dB to +31.5 dB 0xBF = +31.5 dB -65 dB 0xBF = +31.5 dB -64 dB to +31.5 dB in 0.5-dB steps -65 dB to +31.5 dB in 0.5-dB steps		7.0	OUTEL VOLET OF	0.00	
Dx00 = -64 dB		7:0	OU15L_VOL[7:0]	0x80	
DXC1 = -63.5 dB					
Continue Continue					
Paths Volume Update. Writing 1 to this bit causes the Output Signal Paths Volume Update. Writing 1 to this bit causes the Output Signal Paths Volume and Mute settings to be updated simultaneously See Footnote 1 Paths Volume and Mute settings to be updated simultaneously Output Path 5 (Right) Digital Mute O = Unmute					` ' '
DAC_Digital_ Volume_5R 8 OUT5R_MUTE 1 Output Path 5 (Right) Digital Mute 0 = Unmute 1 = Mute 7:0 OUT5R_VOL[7:0] 0x80 Output Path 5 (Right) Digital Volume (see Table 4-84 for volume register definition)64 dB to +31.5 dB in 0.5-dB steps 0x00 = -64 dB 0x80 = 0 dB 0xC0 to 0xFF = Reserved 0x01 = -63.5 dB (0.5-dB steps)					
0 = Unmute 1 = Mute 7:0 OUT5R_VOL[7:0] 0x80 Output Path 5 (Right) Digital Volume (see Table 4-84 for volume register definition)64 dB to +31.5 dB in 0.5-dB steps 0x00 = -64 dB 0x80 = 0 dB 0xC0 to 0xFF = Reserved 0x01 = -63.5 dB (0.5-dB steps)	R1077 (0x0435) DAC_Digital_	9			
1 = Mute 7:0 OUT5R_VOL[7:0] 0x80 Output Path 5 (Right) Digital Volume (see Table 4-84 for volume register definition). -64 dB to +31.5 dB in 0.5-dB steps 0x00 = -64 dB 0x80 = 0 dB 0xC0 to 0xFF = Reserved 0x01 = -63.5 dB (0.5-dB steps)	Volume_5R	8	OUT5R_MUTE	1	
7:0 OUT5R_VOL[7:0]					
definition). -64 dB to +31.5 dB in 0.5-dB steps 0x00 = -64 dB					
0x00 = -64 dB $0x80 = 0 dB$ $0xC0 to 0xFF = Reserved$ $0x01 = -63.5 dB$ $(0.5 -dB steps)$		7:0	OUT5R_VOL[7:0]	0x80	definition).
0x01 = -63.5 dB $(0.5-dB steps)$					-64 dB to +31.5 dB in 0.5-dB steps
					0x00 = -64 dB $0x80 = 0 dB$ $0xC0 to 0xFF = Reserved$
					0x01 = -63.5 dB $(0.5-dB steps)$

^{1.} Default is not applicable to these write-only bits

Table 4-84 lists the output signal path digital volume settings.



Table 4-84. Output Signal Path Digital Volume Range

Output Volume		Output Volume		Output Volume		Output Volume	
Register	Volume (dB)	Register	Volume (dB)	Register	Volume (dB)	Register	Volume (dB)
0x00	-64.0	0x31	-39.5	0x62	-15.0	0x93	9.5
0x01	-63.5	0x32	-39.0	0x63	-14.5	0x94	10.0
0x02	-63.0	0x33	-38.5	0x64	-14.0	0x95	10.5
0x03	-62.5	0x34	-38.0	0x65	-13.5	0x96	11.0
0x04	-62.0	0x35	-37.5	0x66	-13.0	0x97	11.5
0x05	-61.5	0x36	-37.0	0x67	-12.5	0x98	12.0
0x06	-61.0	0x37	-36.5	0x68	-12.0	0x99	12.5
0x07	-60.5	0x38	-36.0	0x69	-11.5	0x9A	13.0
0x08	-60.0	0x39	-35.5	0x6A	-11.0	0x9B	13.5
0x09	-59.5	0x3A	-35.0	0x6B	-10.5	0x9C	14.0
0x0A	-59.0	0x3B	-34.5	0x6C	-10.0	0x9D	14.5
0x0B	-58.5	0x3C	-34.0	0x6D	-9.5	0x9E	15.0
0x0C	-58.0	0x3D	-33.5	0x6E	-9.0	0x9F	15.5
0x0D	-57.5	0x3E	-33.0	0x6F	-8.5	0xA0	16.0
0x0E	-57.0	0x3F	-32.5	0x70	-8.0	0xA1	16.5
0x0F	-56.5	0x40	-32.0	0x71	-7.5	0xA2	17.0
0x10	-56.0	0x41	-31.5	0x72	-7.0	0xA3	17.5
0x11	-55.5	0x42	-31.0	0x73	-6.5	0xA4	18.0
0x12	-55.0	0x43	-30.5	0x74	-6.0	0xA5	18.5
0x13	-54.5	0x44	-30.0	0x75	-5.5	0xA6	19.0
0x14	-54.0	0x45	-29.5	0x76	-5.0	0xA7	19.5
0x15	-53.5	0x46	-29.0	0x77	-4.5	0xA8	20.0
0x16	-53.0	0x47	-28.5	0x78	-4.0	0xA9	20.5
0x17	-52.5	0x48	-28.0	0x79	-3.5	0xAA	21.0
0x18	-52.0	0x49	-27.5	0x7A	-3.0	0xAB	21.5
0x19	-51.5	0x4A	-27.0	0x7B	-2.5	0xAC	22.0
0x1A	-51.0	0x4B	-26.5	0x7C	-2.0	0xAD	22.5
0x1B	-50.5	0x4C	-26.0	0x7D	-1.5	0xAE	23.0
0x1C	-50.0	0x4D	-25.5	0x7E	-1.0	0xAF	23.5
0x1D	-49.5	0x4E	-25.0	0x7F	-0.5	0xB0	24.0
0x1E	-49.0	0x4F	-24.5	0x80	0.0	0xB1	24.5
0x1F	-48.5	0x50	-24.0	0x81	0.5	0xB2	25.0
0x20	-48.0	0x51	-23.5	0x82	1.0	0xB3	25.5
0x21	-47.5	0x52	-23.0	0x83	1.5	0xB4	26.0
0x22	-47.0	0x53	-22.5	0x84	2.0	0xB5	26.5
0x23	-46.5	0x54	-22.0	0x85	2.5	0xB6	27.0
0x24	-46.0	0x55	-21.5	0x86	3.0	0xB7	27.5
0x25	-45.5	0x56	-21.0	0x87	3.5	0xB8	28.0
0x26	-45.0	0x57	-20.5	0x88	4.0	0xB9	28.5
0x27	-44.5	0x58	-20.0	0x89	4.5	0xBA	29.0
0x28	-44.0	0x59	-19.5	0x8A	5.0	0xBB	29.5
0x29	-43.5	0x5A	-19.0	0x8B	5.5	0xBC	30.0
0x2A	-43.0	0x5B	-18.5	0x8C	6.0	0xBD	30.5
0x2B	-42.5	0x5C	-18.0	0x8D	6.5	0xBE	31.0
0x2C	-42.0	0x5D	-17.5	0x8E	7.0	0xBF	31.5
0x2D	-41.5	0x5E	-17.0	0x8F	7.5	0xC0-0xFF	Reserved
0x2E	-41.0	0x5F	-16.5	0x90	8.0		1
0x2F	-40.5	0x60	-16.0	0x91	8.5		
0x30	-40.0	0x61	-15.5	0x92	9.0		
	1						



4.12.6 Output Signal Path Noise-Gate Control

The CS47L90 provides a digital noise-gate function for each output signal path. The noise gate ensures best noise performance when the signal path is idle. When the noise gate is enabled, and the applicable signal level is below the noise-gate threshold, the noise gate is activated, causing the signal path to be muted.

The noise-gate function is enabled by setting NGATE_ENA, as described in Table 4-85.

For each output path, the noise gate may be associated with one or more of the signal path threshold detection functions using the x_NGATE_SRC fields. When more than one signal threshold is selected, the output-path noise gate is only activated (i.e., muted) when all of the respective signal thresholds are satisfied.

For example, if the OUT1L noise gate is associated with the OUT1L and OUT1R signal paths, the OUT1L signal path is only muted if both the OUT1L and OUT1R signal levels are below the respective thresholds.

The noise-gate threshold (the signal level below which the noise gate is activated) is set using NGATE_THR. Note that, for each output path, the noise-gate threshold represents the signal level at the respective output pins; the threshold is therefore independent of the digital volume and PGA gain settings.

Note that, although there is only one noise-gate threshold level (NGATE_THR), each output-path noise gate may be activated independently, according to the respective signal content and the associated threshold configurations.

To prevent erroneous triggering, a time delay is applied before the gate is activated; the noise gate is only activated (i.e., muted) when the output levels are below the applicable signal level thresholds for longer than the noise-gate hold time. The hold time is set using the NGATE_HOLD field.

When the noise gate is activated, the CS47L90 gradually attenuates the respective signal path at the rate set by OUT_VD_RAMP (see Table 4-83). When the noise gate is deactivated, the output volume increases at the rate set by OUT_VI_RAMP.

Register Address	Bit	Label	Default	Description
R1043 (0x0413)	11:0	OUT1L_NGATE_	0x001	Output Signal Path Noise-Gate Source. Enables one of more signal paths as
Noise_Gate_Select_1L		SRC[11:0]		inputs to the respective noise gate. If more than one signal path is enabled as
R1047 (0x0417)	11:0	OUT1R_NGATE_	0x002	an input, the noise gate is only activated (i.e., muted) when all of the respective signal thresholds are satisfied.
Noise_Gate_Select_1R		SRC[11:0]		Each bit is coded as 0 = Disabled, 1 = Enabled
R1051 (0x041B)	11:0	OUT2L_NGATE_	0x004	[11] = Reserved
Noise_Gate_Select_2L		SRC[11:0]		[11] = Reserved
R1055 (0x041F)	11:0	OUT2R_NGATE_	800x0	[9] = OUT5R
Noise_Gate_Select_2R		SRC[11:0]		[8] = OUT5L
R1059 (0x0423)	11:0	OUT3L_NGATE_	0x010	[7] = Reserved
Noise_Gate_Select_3L		SRC[11:0]		[[7] = Reserved
R1063 (0x0427)	11:0	OUT3R_NGATE_	0x020	[5] = OUT3R
Noise_Gate_Select_3R		SRC[11:0]		[6] = 0013K [4] = 0UT3L
R1075 (0x0433)	11:0	OUT5L_NGATE_	0x100	[3] = OUT2R
Noise_Gate_Select_5L		SRC[11:0]		[3] = OUT2K -[2] = OUT2L
R1079 (0x0437)	11:0	OUT5R_NGATE_	0x200	[1] = OUT1R
Noise_Gate_Select_5R		SRC[11:0]		[0] = OUT1L
R1112 (0x0458)	5:4	NGATE	00	Output Signal Path Noise-Gate Hold Time (delay before noise gate is activated)
Noise_Gate_Control	0.4	HOLD[1:0]		00 = 30 ms 10 = 250 ms
TVOISE_CATC_CONTROL				01 = 120 ms
	3:1	NGATE THR[2:0]	000	Output Signal Path Noise-Gate Threshold
	0.1	110/112_1111(2.0)		000 = -78 dB
				001 = -84 dB
				010 = -90 dB
	0	NGATE ENA	0	Output Signal Path Noise-Gate Enable
				0 = Disabled
				1 = Enabled

Table 4-85. Output Signal Path Noise-Gate Control



4.12.7 Output Signal Path AEC Loop-Back

The CS47L90 incorporates two loop-back signal paths, which are ideally suited as a reference for AEC processing. Any two of the output signal paths may be selected as the AEC loop-back sources.

When configured with suitable DSP firmware, the CS47L90 can provide an integrated AEC capability. The AEC loop-back feature also enables convenient hook-up to an external device for implementing the required signal-processing algorithms.

The AEC loop-back source is connected after the respective digital volume controls, as shown in Fig. 4-51. The AEC loop-back signals can be selected as input to any of the digital mixers within the CS47L90 digital core. The sample rate for the AEC loop-back paths is configured using OUT RATE—see Table 4-26.

The AEC loop-back function is enabled using the AEC*n*_LOOPBACK_ENA bits (where *n* identifies the applicable path, AEC1 or AEC2). The source signals for the Transmit Path AEC function are selected using the AEC*n*_LOOPBACK_SRC bits.

The CS47L90 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the AEC loop-back function. If the frequency is too low, an attempt to enable this function fails. Note that active signal paths are not affected under such circumstances.

The AEC*n*_ENA_STS bits indicate the status of the AEC loop-back functions. If an underclocked error condition occurs, these bits indicate whether the AEC loop-back function has been enabled.

Register Address	Bit	Label	Default	Description
R1104 (0x0450)	5:2	AEC1_LOOPBACK_	0000	Input source for Tx AEC1 function
DAC_AEC_		SRC[3:0]		0000 = OUT1L 0100 = OUT3L All other codes are reserved
Control_1				0001 = OUT1R
				0010 = OUT2L 1000 = OUT5L
				0011 = OUT2R
	1	AEC1_ENA_STS	0	Transmit (Tx) Path AEC1 Control Status
				0 = Disabled
				1 = Enabled
	0	AEC1_LOOPBACK_	0	Transmit (Tx) Path AEC1 Control
		ENA		0 = Disabled
				1 = Enabled
R1105 (0x0451)	5:2	AEC2_LOOPBACK_	0000	Input source for Tx AEC2 function
DAC_AEC_		SRC[3:0]		0000 = OUT1L 0100 = OUT3L All other codes are reserved
Control_2				0001 = OUT1R
				0010 = OUT2L 1000 = OUT5L
				0011 = OUT2R
	1	AEC2_ENA_STS	0	Transmit (Tx) Path AEC2 Control Status
				0 = Disabled
				1 = Enabled
	0	AEC2_LOOPBACK_	0	Transmit (Tx) Path AEC2 Control
		ENA		0 = Disabled
				1 = Enabled

Table 4-86. Output Signal Path AEC Loop-Back Control

4.12.8 Headphone Outputs

The headphone/earpiece driver outputs, HPOUT1L, HPOUT1R, HPOUT2L, HPOUT2R, HPOUT3L, and HPOUT3R, are suitable for direct connection to external headphones and earpieces. The outputs are ground referenced, eliminating any requirement for AC coupling capacitors.

The headphone outputs incorporate a common mode, or ground loop, feedback path that provides rejection of system-related ground noise. The feedback pin must be connected to ground for normal operation of the headphone outputs.



Note that the feedback pins should be connected to GND as close as possible to the respective headphone jack ground pin, as shown in Fig. 4-52. In mono (differential) mode, the feedback pins should be connected to the ground plane that is closest to the earpiece output PCB tracks.


The ground feedback path for HPOUT1 and HPOUT2 headphone outputs is selected using the HP1_GND_SEL and HP2_GND_SEL bits respectively—see Table 4-87.

The ground feedback path for HPOUT3 headphone output is provided via the HPOUT3FB pin.

Default Register Address Bit Description R1042 (0x0412) 2:0 HP1 GND 000 HPOUT1 ground feedback pin select SEL[2:0] Output_Path_ 000 = HPOUTFB1 Config_1 001 = HPOUTFB2 010 = HPOUTFB3 011 = HPOUTFB4 All other codes are reserved R1050 (0x041A) 2:0 HP2 GND 000 HPOUT2 ground feedback pin select SEL[2:0] Output Path 000 = HPOUTFB1 Config_2 001 = HPOUTFB2 010 = HPOUTFB3 011 = HPOUTFB4 All other codes are reserved

Table 4-87. Headphone Output (HPOUT) Ground Feedback Control

The headphone and earpiece connections are shown in Fig. 4-52.



Each headphone output can support stereo (single-ended) or mono (differential) output. The illustration shows the configuration for a typical application.

Figure 4-52. Headphone and Earpiece Connection

4.12.9 Speaker Outputs (Digital PDM)

The CS47L90 supports a two-channel pulse-density modulation (PDM) digital speaker interface; the PDM outputs are associated with the OUT5L and OUT5R output signal paths.



The external connections associated with the PDM outputs are implemented on multifunction GPIO pins, which must be configured for the respective PDM functions when required. The PDM output connections are pin-specific alternative functions available on specific GPIO pins. See Section 4.15 to configure the GPIO pins for the PDM output.

The PDM digital speaker interface is a stereo interface; the OUT5L and OUT5R output signal paths are interleaved on the SPKDAT output, and clocked using SPKCLK.

Note that the PDM interface supports two different operating modes; these are selected using SPK1_FMT. See Table 3-15 for detailed timing information in both modes.

- If SPK1_FMT = 0 (Mode A), the Left PDM channel is valid at the rising edge of SPKCLK; the Right PDM channel is valid at the falling edge of SPKCLK.
- If SPK1_FMT = 1 (Mode B), the Left PDM channel is valid during the low phase of SPKCLK; the Right PDM channel is valid during the high phase of SPKCLK.

The PDM interface timing is shown in Fig. 4-53.




Figure 4-53. Digital Speaker (PDM) Interface Timing

Clocking for the PDM interface is derived from SYSCLK. Note that SYSCLK_ENA must also be set. See Section 4.17 for further details of the system clocks and control registers.

If the OUT5L or OUT5R output signal path is enabled, the PDM interface clock signal is output on the SPKCLK pin.

The output signal paths support normal and high performance operating modes, as described in Section 4.12.3. The SPKCLK frequency is set according to the operating mode of the relevant output path, as described in Table 4-88. The OUT5_OSR bit is defined in Table 4-80.

Note that the SPKCLK frequencies noted in Table 4-88 assume that the SYSCLK frequency is a multiple of 6.144 MHz (SYSCLK_FRAC = 0). If the SYSCLK frequency is a multiple of 5.6448 MHz (SYSCLK_FRAC=1), the SPKCLK frequency is scaled accordingly.

OUT5_OSR	Description	SPKCLK Frequency
0	Normal mode	3.072 MHz
1	High Performance mode	6.144 MHz

Table 4-88. SPKCLK Frequency

The PDM output channels can be independently muted. When muted, the default output on each channel is a DSD-compliant silent stream (0110_1001b). The mute output code can be programmed to other values if required, using the SPK1_MUTE_SEQ field. The mute output code can be transmitted MSB-first or LSB-first; this is selectable using the SPK1_MUTE_ENDIAN bit.

Note that the PDM Mute function is not a soft-mute; the audio output is interrupted immediately when the PDM mute is asserted. It is recommended to use the output signal path mute function before applying the PDM mute. See Table 4-83 for details of the OUT5L_MUTE and OUT5R_MUTE bits.



The PDM output interface registers are described in Table 4-89.

Register Address	Bit	Label	Default	Description
R1168 (0x0490)	13	SPK1R_MUTE	0	PDM Speaker Output 1 (Right) Mute
PDM_SPK1_				0 = Audio output (OUT5R)
CTRL_1				1 = Mute Sequence output
	12	SPK1L_MUTE	0	PDM Speaker Output 1 (Left) Mute
				0 = Audio output (OUT5L)
				1 = Mute Sequence output
	8	SPK1_MUTE_	0	PDM Speaker Output 1 Mute Sequence Control
		ENDIAN		0 = Mute sequence is LSB first
				1 = Mute sequence output is MSB first
	7:0	SPK1_MUTE_	0x69	PDM Speaker Output 1 Mute Sequence
		SEQ[7:0]		Defines the 8-bit code that is output on SPKDAT (left) or SPKDAT (right) when muted.
R1169 (0x0491)	0	SPK1_FMT	0	PDM Speaker Output 1 timing format
PDM_SPK1_				0 = Mode A (PDM data is valid at the rising/falling edges of SPKCLK)
CTRL_2				1 = Mode B (PDM data is valid during the high/low phase of SPKCLK)

Table 4-89. Digital Speaker (PDM) Output Control

The digital speaker (PDM) outputs SPKDAT and SPKCLK are intended for direct connection to a compatible external speaker driver. A typical configuration is shown in Fig. 4-54.




Figure 4-54. Digital Speaker (PDM) Connection

The SPKCLK output can be selected as the clock timing reference for the DMIC input paths. This allows a two-way audio interface to be supported, using SPKCLK as a shared clock. See Section 4.2 to configure the DMIC input paths.

The two-way interface can be used to support digital feedback from a PDM speaker driver, enabling advanced speaker protection algorithms to be implemented.

The SPKCLK and DMICDATn pins are powered on different voltage domains, as noted in Table 1-1. If SPKCLK is selected as the DMIC clock, it is advised to take care to ensure compatibility of the respective power domains.

4.13 External Accessory Detection

The CS47L90 provides external accessory detection functions that can sense the presence and impedance of external components. This can be used to detect the insertion or removal of an external headphone or headset, and to provide an indication of key/button push events.

Jack insertion is detected using the JACKDET1 and JACKDET2 pins, which are typically connected to a switch contact within the jack sockets. An interrupt event is generated whenever a jack insertion or jack removal event is detected.

Suppression of pops and clicks caused by jack insertion or removal is provided using the MICDET clamp function. This function can also be used to trigger interrupt events, and/or to trigger the control-write sequencer. The integrated general-purpose switches can be synchronized with the MICDET clamp, to provide additional pop suppression capability.



Microphones, push buttons and other accessories can be detected via the MICDET*n* pins. The presence of a microphone, and the status of a hook switch can be detected. This feature can also be used to detect push-button operation. (Note that accessory detection is also possible via the HPDET*n* and JACKDET*n* pins, subject to some additional constraints.)

Headphone impedance can be measured via the HPDET1 and HPDET2 pins; this can be used to set different gain levels or other configuration settings according to the type of load connected. For example, different settings may be applicable to headphone or line output loads. (Note that impedance measurement is also possible via the MICDET*n* and JACKDET*n* pins, subject to some additional constraints.)

The MICVDD power domain must be enabled when using the microphone detect function. (Note that MICVDD is not required for the jack detect or headphone detect functions.) The MICVDD power domain is provided using an internal charge pump (CP2) and LDO regulator (LDO2). See Section 4.20 for details of these circuits.

The internal 32-kHz clock must be present and enabled when using the microphone detect or headphone detect functions; the 32-kHz clock is also required for the jack detect function, assuming input debounce is enabled. See Section 4.17 for details of the internal 32-kHz clock and associated control fields.

4.13.1 Jack Detect

184

The CS47L90 provides support for jack insertion switch detection. The jack insertion status can be read using the relevant register status bits. A jack insertion or removal can also be used to trigger an interrupt event.

The jack-detect interrupt (IRQ) functionality is maintained in Sleep Mode (see Section 4.14). This enables a jack insertion event to be used to trigger a wake-up of the CS47L90.

Jack insertion and removal is detected using the JACKDET1 and JACKDET2 pins. The recommended external connections are shown in Fig. 4-55. Note that the logic thresholds associated with the two JACKDET differ from each other, as described in Table 3-11—this provides support for different jack switch configurations.

The jack detect feature is enabled using the JDn_ENA bits (where n = 1 or 2 for JACKDET1 or JACKDET2 respectively); the jack insertion status can be read using JDn_STSx . Note that the JDn_STS1 and JDn_STS2 bits provide the same information in respect of the applicable JACKDETn input.

The jack detect input debounce is selected using the JDn_DB bits, as described in Table 4-90. Note that, under normal operating conditions, the debounce circuit uses the 32-kHz clock, which must be enabled whenever input debounce functions are required. Input debounce is not provided in Sleep Mode; the JDn_DB bits have no effect in Sleep Mode.

Note that the jack detect signals, JD1 and JD2, can be used as inputs to the MICDET clamp function—this provides additional functionality relating to jack insertion and removal events.

An interrupt request (IRQ) event is generated whenever a jack insertion or jack removal is detected (see Section 4.16). Separate mask bits are provided, to allow IRQ events on the rising and/or falling edges of the JD1 or JD2 signals.

The control registers associated with the jack detect function are described in Table 4-90.

Table 4-90. Jack Detect Control

Register Address	Bit	Label	Default	Description
R723 (0x02D3)	1	JD2_ENA	0	JACKDET2 enable
Jack_detect_				0 = Disabled
analog				1 = Enabled
	0	JD1_ENA	0	JACKDET1 enable
				0 = Disabled
				1 = Enabled
R6278 (0x1886)	2	JD2_STS1	0	JACKDET2 input status
IRQ1_Raw_				0 = Jack not detected
Status_7				1 = Jack is detected
				(Assumes the JACKDET2 pin is pulled low on jack insertion.)
	0	JD1_STS1	0	JACKDET1 input status
				0 = Jack not detected
				1 = Jack is detected
				(Assumes the JACKDET1 pin is pulled low on jack insertion.)



Table 4-90.	Jack Detect Control	(Cont.)
IUDIC T JU.	Duck Detect Control	00116.7

Register Address	Bit	Label	Default	Description	
R6534 (0x1986)	2	JD2_STS2	0	JACKDET2 input status	
IRQ2_Raw_				0 = Jack not detected	
Status_7				1 = Jack is detected	
				(Assumes the JACKDET2 pin is pulled low on jack insertion.)	
	0	JD1_STS2	0	JACKDET1 input status	
				0 = Jack not detected	
				1 = Jack is detected	
				(Assumes the JACKDET1 pin is pulled low on jack insertion.)	
R6662 (0x1A06)	2	JD2_DB	0	JACKDET2 input debounce	
Interrupt_				0 = Disabled	
Debounce_7				1 = Enabled	
	0	JD1_DB	0	JACKDET1 input debounce	
				0 = Disabled	
				1 = Enabled	

A recommended connection circuit, including headphone output on HPOUT1 and microphone connections, is shown in Fig. 4-55. See Section 5.1 for details of recommended external components.




Figure 4-55. Jack Detect and External Accessory Connections

The internal comparator circuit used to detect the JACKDET*n* status is shown in Fig. 4-56. The threshold voltages for the jack detect circuit are noted in Table 3-11. Note that separate thresholds are defined for jack insertion and removal.






Figure 4-56. Jack Detect Comparator

4.13.2 Jack Pop Suppression (MICDET Clamp and GP Switch)

Under typical configuration of a 3.5-mm headphone/accessory jack connection, there is a risk of pops and clicks arising from jack insertion or removal. This can occur when the headphone load makes momentary contact with the MICBIAS output when the jack is not fully inserted.

The CS47L90 provides a MICDET clamp function to suppress pops and clicks caused by jack insertion or removal. It can be controlled directly, or can be activated by a configurable logic function derived from external logic inputs. The clamp status can be read using the relevant register status bit. The clamp status can also be used to trigger an interrupt (IRQ) event or to trigger the control-write sequencer.

4.13.2.1 MICDET Clamp Control

The MICDET clamp function can be configured using the MICD_CLAMP_MODE field; the selectable logic conditions (derived from the JD1 and/or JD2 signals; see Table 4-90) provide support for different jack detect circuit configurations. The MICD CLAMP OVD bit, when set, activates the MICDET clamp, regardless of other conditions.

Note: The MICD_CLAMP_OVD bit is enabled by default; the MICDET clamp is always active following power-on reset, hardware reset, or software reset.

The MICDET clamp functionality (including the external IRQ) is maintained in Sleep Mode (see Section 4.14). This enables a jack insertion event to be used to trigger a wake-up of the CS47L90. The recommended control sequence for the jack detect and MICDET clamp functionality is described in Section 4.13.2.5.

When the MICDET clamp is active, the MICDET1/HPOUTFB1 and MICDET2/HPOUTFB2 pins are short-circuited together. The grounding of the applicable MICDET is achieved via the HPOUTFB function of the other pin—it is assumed that the HPOUTFB connection is grounded externally, as shown in Fig. 4-57.

Note: The CS47L90 provides four MICDET*n*/HPOUTFB*n* connections, which can be used in many different configurations. The MICDET clamp is supported on the MICDET1 and MICDET2 pins only. In applications that provide a mixture of external connection types (e.g., 3.5-mm and USB-C connections), it is recommended that the MICDET1 and MICDET2 pins should be associated with the 3.5-mm connection.

The configurable logic provides flexibility in selecting the appropriate conditions for activating the MICDET clamp. The clamp status can be read using the MICD_CLAMP_STSx bits. Note that the MICD_CLAMP_STS1 and MICD_CLAMP_STS2 bits provide the same information.

The MICDET clamp debounce is selected by setting MICD_CLAMP_DB, as described in Table 4-91. Note that, under normal operating conditions, the debounce circuit uses the 32-kHz clock, which must be enabled whenever input debounce functions are required. Input debounce is not provided in Sleep Mode; the MICD_CLAMP_DB bit has no effect in Sleep Mode.



The MICDET clamp function is shown in Fig. 4-57. Note that the jack plug is shown partially removed, with the MICDET1 pin in contact with the headphone load.




Figure 4-57. MICDET Clamp Circuit

4.13.2.2 Interrupts and Write-Sequencer Control

An interrupt request (IRQ) event is generated whenever the MICDET clamp is asserted or deasserted; see Section 4.16. Separate mask bits are provided to enable IRQ events on the rising and/or falling edge of the MICDET clamp status.

The control-write sequencer can be triggered by the MICDET clamp status. This is enabled using the WSEQ_ENA_MICD_CLAMP_FALL and WSEQ_ENA_MICD_CLAMP_RISE bits; see Section 4.19 for further details.

4.13.2.3 Pop Suppression using General-Purpose Switch

In applications where a large decoupling capacitance is present on the MICBIAS output, the MICDET clamp function alone may be unable to discharge the capacitor sufficiently to eliminate pops and clicks associated with jack insertion and removal. In this case, it may be desirable to use one of the general-purpose switches on the CS47L90 to provide isolation from the MICBIAS output; an example circuit is shown in Fig. 4-58.

There are two general-purpose switches, configured using the respective SWn_MODE fields (where n = 1 or 2). The SWn_MODE fields allow the switches to be disabled, enabled, or synchronized to the MICDET clamp status, as described in Table 4-91.

For jack pop suppression, it is recommended to set $SWn_MODE = 11$ for the applicable switch. In this case, the switch contacts are open whenever the MICDET clamp is active, and the switch contacts are closed whenever the MICDET clamp is inactive.

Normal accessory functions are supported when the switch contacts (GPSWnP and GPSWnN) are closed, and the MICDET clamp is inactive. Ground clamping of MICDET, and isolation of MICBIAS, are achieved when the switch contacts are open and the MICDET clamp is active.

Note that the MICDET clamp function must also be configured appropriately when using this method of pop suppression control.






Figure 4-58. General-Purpose Switch Circuit

4.13.2.4 MICDET Clamp Control Registers

The control registers associated with the MICDET clamp and general-purpose switch functions are described in Table 4-91.

Register Address Bit Label Default Description R65 (0x0041) WSEQ MICDET Clamp (Falling) Write Sequencer Select ENA_MICD_ Sequence_control 0 = Disabled CLAMP_ 1 = Enabled **FALL** MICDET Clamp (Rising) Write Sequencer Select WSEQ 0 ENA MICD 0 = Disabled CLAMP_ 1 = Enabled RISE

Table 4-91. MICDET Clamp and General-Purpose Switch Control



Table 4-91.	MICDET	Clamp	and	General-Pur	pose Switch	Control	(Cont.))

Register Address	Bit	Label	Default	Descriptio	n
R710 (0x02C6)	4	MICD_	1	MICDET Clamp Override	
Micd_Clamp_		CLAMP_OVD		0 = Disabled	
control				1 = Enabled (clamp active)	
	3:0	MICD_	0000	MICDET Clamp Mode	
		CLAMP_		0x0 = Disabled	0x9 = Active when JD1=0 or JD2=1
		MODE[3:0]		0x1 = Active (MICDET1 and MICDET2 are shorted	0xA = Active when JD1=1 or JD2=0
				together)	0xB = Active when JD1=1 or JD2=1
				0x2-0x3 = Reserved	0xC = Active when JD1=0 and JD2=0
				0x4 = Active when JD1=0	0xD = Active when JD1=0 and JD2=1
				0x5 = Active when JD1=1	0xE = Active when JD1=1 and JD2=0
				0x6 = Active when JD2=0	0xF = Active when JD1=1 and JD2=1
				0x7 = Active when JD2=1	
				0x8 = Active when JD1=0 or JD2=0	
R712 (0x02C8)	3:2	SW2_	00	General-purpose Switch 2 control	
GP_Switch_1		MODE[1:0]		00 = Disabled (open) 10 = Enabled when N	MICDET clamp is active
				01 = Enabled (closed) 11 = Enabled when N	MICDET clamp is not active
	1:0	SW1_	00	General-purpose Switch 1 control	
		MODE[1:0]		00 = Disabled (open) 10 = Enabled when N	MICDET clamp is active
				01 = Enabled (closed) 11 = Enabled when N	MICDET clamp is not active
R6278 (0x1886)	4	MICD_	0	MICDET Clamp status	
IRQ1_Raw_Status_		CLAMP_		0 = Clamp not active	
7		STS1		1 = Clamp active	
R6534 (0x1986)	4	MICD_	0	MICDET Clamp status	
IRQ2_Raw_Status_		CLAMP_		0 = Clamp not active	
7		STS2		1 = Clamp active	
R6662 (0x1A06)	4	MICD_	0	MICDET Clamp debounce	
Interrupt_		CLAMP_DB		0 = Disabled	
Debounce_7				1 = Enabled	

4.13.2.5 Control Sequence for Jack Detect and MICDET Clamp

A summary of the jack detect and MICDET clamp functionality, and the recommended usage in typical applications, is described as follows.

- On device power-up, and following reset, the MICDET clamp is active, due to the default setting of MICD_CLAMP_ OVD; this ensures no spurious output can occur during jack insertion. It is recommended to keep the MICDET clamp active (MICD_CLAMP_OVD = 1) until after a jack insertion has been detected.
 - The MICDET_CLAMP_MODE field should be set according to the applicable JD1/JD2 signal configuration (configured to assert the clamp when jack is removed).
- Jack insertion is indicated using the JD1/JD2 signals (assuming that the MICDET_CLAMP_MODE field has been
 correctly set for the applicable JD1/JD2 signal configuration); the associated status bits can be read directly, or
 associated signals can be unmasked as inputs to the interrupt controller.
 - After jack insertion has been detected, the applicable headset functions (headphone, microphone, accessory detect) may then be enabled.
 - If the headset function requires MICBIAS to be enabled on the respective jack, the MICDET clamp should be disabled (MICD_CLAMP_OVD = 0) immediately before enabling the MICBIAS (or immediately before enabling MICD_ENA). Note that, if MICBIAS is not required on the respective jack, the clamp should not be disabled (e.g., for headphone-only operation).
- Jack removal is also indicated using the JD1/JD2 signals. The JD1/JD2 status bits can be read directly, or can be unmasked as inputs to the interrupt controller. In this event, the MICDET clamp ensures fast and automatic silencing of the jack outputs.
 - Under typical use cases, the respective MICBIAS generator and headset audio paths should all be disabled following jack removal.



After jack removal has been detected, the MICDET clamp override bit should be asserted (MICD_CLAMP_OVD = 1), to make the system ready for a jack insertion.

The recommended control sequence for jack detect and MICDET clamp is summarized in Table 4-92.

Event	Device Actions	Recommended User Actions
Initial condition	Clamp asserted by default	Configure MICDET_CLAMP_MODE
Jack insertion	Jack insertion signaled via IRQ	For headphone-only operation:
		Enable output signal paths
		For other use cases:
		Disable clamp, MICD_CLAMP_OVD = 0
		Enable MICBIAS and MICDET
		Enable I/O signal paths
Jack removal	Jack removal signaled via IRQ	Disable MICBIAS and MICDET
	Clamp asserted automatically	Disable I/O signal paths
		Enable clamp MICD CLAMP OVD = 1

Table 4-92. Control Sequence for Jack Detect and MICDET Clamp

4.13.3 Microphone Detect

The CS47L90 microphone detection circuit measures the impedance of an external load connected to one of the MICDET pins. This feature can be used to detect the presence of a microphone, and the status of the associated hook switch. It can also be used to detect push-button status or the connection of other external accessories.

4.13.3.1 Microphone Detect Control

The microphone detection circuit measures the external impedance connected to the MICDET*n* pins. In the discrete measurement mode, the function reports whether the measured impedance lies within one of eight predefined levels. In the ADC measurement mode, a more specific result is provided in the form of a 7-bit ADC output.

Note that microphone/accessory detection is also possible via the HPDETn and JACKDETn pins, subject to some additional constraints. If the measurement (sense) pin is connected to MICVDD or MICBIASnx (typically via a 2.2-k Ω bias resistor), MICDETn must always be used.

The microphone detection circuit typically uses one of the MICBIAS outputs as a reference. The CS47L90 automatically enables the appropriate MICBIAS output when required in order to perform the detection function; this allows the detection function to be supported in low-power standby operating conditions.

The MICVDD power domain must be enabled when using the microphone detection function. This power domain is provided using an internal charge pump (CP2) and LDO regulator (LDO2). See Section 4.20 for details of these circuits. The internal 32-kHz clock must be present and enabled when using the microphone detection function; see Section 4.17 for details.

The CS47L90 provides two microphone detection circuits, which are independently configurable. Detection can be enabled on both circuits simultaneously.

To configure the microphone detection circuit, the applicable pin connections for the intended measurement must be written to the $MICDn_SENSE_SEL$ and $MICDn_GND_SEL$ fields (where n identifies the respective detection circuit, 1 or 2). The respective detection circuit measures the external impedance between the pins selected by these two fields; the valid selections for each are defined in Table 4-93.

Note: There is no requirement for the SENSE and GND pin selections to be uniquely assigned between the microphone detect and headphone detect functions—the same pin may be used as a SENSE or GND connection for more than one of the detection functions. If multiple microphone/headphone detections are enabled, the respective measurements are automatically scheduled in isolation to each other. See Section 4.13.4 for details of the headphone detect function.

The microphone detection circuit uses MICVDD, or any one of the MICBIASxy sources, as a reference. The applicable source is configured using the MICDn_BIAS_SRC field. If HPDETn or JACKDETn is selected as the measurement pin (MICDn_SENSE_SEL = 1XX), MICDn_BIAS_SRC should be set to 1111.



The microphone detection function is enabled by setting MICD*n*_ENA.

When microphone detection is enabled, the CS47L90 performs a number of measurements in order to determine the external impedance between the selected pins. The measurement process is repeated at a cyclic rate controlled by MICD*n*_RATE. The MICD*n*_RATE field selects the delay between completion of one measurement and the start of the next. When the microphone detection result has settled, the CS47L90 indicates valid data by setting MICD*n*_VALID.

The discrete measurement mode and ADC measurement mode provide different capabilities for microphone detection. The control requirements and the measurement indication mechanisms differ according to the selected mode, as follows:

- In the discrete measurement mode (MICDn_ADC_MODE = 0), the measured impedance is only deemed valid after more than one successive measurement has produced the same result. The MICDn_DBTIME field provides control of the debounce period; this can be either two measurements or four measurements.
 - When the microphone detection result has settled (i.e., after the applicable debounce period), the CS47L90 indicates valid data by setting the MICD*n*_VALID bit. The measured impedance is indicated using the MICD*n*_LVL and MICD*n* STS bits, as described in Table 4-93.
 - The MICDn_VALID bit, when set, remains asserted for as long as the microphone detection function is enabled (i.e., while MICDn_ENA = 1). If the detected impedance changes, the MICDn_LVL and MICDn_STS fields change, but the MICDn_VALID bit remains set, indicating valid data at all times.
 - The detection circuit supports up to eight impedance levels (including the no-accessory-detected level), enabling detection of a typical microphone and up to six push buttons. Each measurement level can be enabled or disabled independently; this provides flexibility according to the required thresholds, and offers a faster measurement time in some applications. The $MICD_{n_{L}VL_{SEL}}$ field is described in Section 4.13.3.3. The default configuration supports a maximum of four push buttons, in accordance with the Android TM wired headset specification.
 - Note that, for typical headset detection, the choice of external resistance values must take into account the impedance of the microphone—the detected impedance corresponds to the combined parallel resistance of the microphone and any asserted push button. Examples of suitable external components are described in Section 5.1.7.
- In the ADC measurement mode (MICDn_ADC_MODE = 1), the detection function generates two output results, contained within the MICDn_ADCVAL and MICDn_ADCVAL_DIFF fields. These fields contain the most recent measurement value (MICDn_ADCVAL) and the measurement difference value (MICDn_ADCVAL_DIFF). The difference value indicates the difference between the latest measurement and the previous measurement; this can be used to determine whether the measurement is stable and reliable.
 - In ADC measurement mode, the detection function must be disabled before the measurement can be read. When the CS47L90 indicates valid data (MICDn_VALID = 1), the detection must be disabled by setting MICDn_ENA = 0. Note that MICDn_ADCVAL and MICDn_ADCVAL_DIFF do not follow a linear coding. The appropriate test condition for accepting the measurement value (or for rescheduling the measurement) varies depending on the application requirements, and depending on the expected impedance value.

The microphone detection functions are inputs to the interrupt control circuit and can be used to trigger an interrupt event every time an accessory insertion, removal, or impedance change is detected; see Section 4.16.

The fields associated with microphone detection (or other accessories) are described in Table 4-93. The external circuit configuration is shown in Fig. 4-59.



Table 4-93. Microphone Detect Control

Register Address	Bit	Label	Default		Description	
R674 (0x02A2)	15	MICD1_ADC_	0	Mic Detect 1 Measurement	Mode	
Mic_Detect_1_		MODE		0 = Discrete Mode		
Control_0				1 = ADC Mode		
	6:4	MICD1_SENSE_	000	Mic Detect 1 Sense Select		
		SEL[2:0]		000 = MICDET1	100 = HPDE	T1
				001 = MICDET2	101 = HPDE	TZ
				010 = MICDET3	110 = JACKI	DET1
				011 = MICDET4	111 = JACKI	DET2
	2:0	MICD1_GND_	000	Mic Detect 1 Ground Select	t	
		SEL[2:0]		000 = MICDET1/HPOUTFE		ET4/HPOUTFB4
				001 = MICDET2/HPOUTFE		es are reserved
				010 = MICDET3/HPOUTFE		
R675 (0x02A3)	15:12	MICD1_BIAS_	0001		Delay (If MICBIAS is not ena	
Mic_Detect_1_		STARTTIME[3:0]				orming the MICDET function.)
Control_1				0000 = 0 ms (continuous)		1010 = 128 ms
				0001 = 0.25 ms	0110 = 8 ms	1011 = 256 ms
				0010 = 0.5 ms	0111 = 16 ms	1100 = 512 ms
				0011 = 1 ms	1000 = 32 ms	1101 = 24 ms
	44.0	MICD1	0001	0100 = 2 ms	1001 = 64 ms	1110 to 1111 = 512 ms
	11.0	RATE[3:0]	0001		0101 = 4 ms	ve MICDET measurements.) 1010 = 128 ms
		10112[0.0]		0000 = 0 ms (continuous) 0001 = 0.25 ms	0101 = 4 ms	1010 = 126 ms 1011 = 256 ms
				0001 = 0.25 ms	0110 = 61118 0111 = 16 ms	1100 = 512 ms
				0010 = 0.5 ms	1000 = 32 ms	1100 = 312 ms 1101 = 24 ms
				0100 = 2 ms	1000 = 32 ms 1001 = 64 ms	1110 to 1111 = 512 ms
	7:4	MICD1 BIAS	0000	Mic Detect 1 Reference Sel		1110 to 1111 = 312 ilis
	7.7	SRC[3:0]	0000	0000 = MICBIAS1A	0100 = MICBIAS2A	1111 = MICVDD
				0000 = MICBIAS1A	0101 = MICBIAS2B	All other codes are
				0010 = MICBIAS1C	0110 = MICBIAS2C	reserved
				0011 = MICBIAS1D	0111 = MICBIAS2D	
	1	MICD1_DBTIME	1	Mic Detect 1 Debounce	OTTI - IVIIODI/ (OZD	
	·	051_5512		0 = 2 measurements		
				1 = 4 measurements		
				Only valid when MICD1_AD	OC MODE = 0.	
	0	MICD1_ENA	0	Mic Detect 1 Enable		
		_		0 = Disabled		
				1 = Enabled		
R676 (0x02A4)	7:0	MICD1 LVL	1001		ables mic/accessory detection	n in specific impedance ranges)
Mic_Detect_1_		SEL[7:0]	1111	[7] = Enable >1 kΩ detectio		, ,
Control_2				[6] = Not used		360–680 Ω detection
				[5] = Not used		210–290 Ω detection
				[4] = Not used		110–180 Ω detection
				Only valid when MICD1_AD		
		I		<u> </u>	_	



Table 4-93. Microphone Detect Control (Cont.)

Register Address	Bit	Label	Default		Description	
R677 (0x02A5)	10:2	MICD1_LVL[8:0]	0_0000_	Mic Detect 1 Level (indicates	s the measured impedar	nce)
Mic_Detect_1_			0000	[8] = >1 kΩ, <30 kΩ	[3] = 360-	-680 Ω
Control_3				[7] = Not used	[2] = 210-	-290 Ω
				[6] = Not used	[1] = 110-	-180 Ω
				[5] = Not used	[0] = 0-70) Ω
				[4] = Not used		
				Only valid when MICD1_AD	$C_MODE = 0.$	
	1	MICD1_VALID	0	Mic Detect 1 Data Valid		
		_		0 = Not Valid		
				1 = Valid		
	0	MICD1_STS	0	Mic Detect 1 Status		
				0 = No mic/accessory prese	nt (impedance is >30 kΩ	2)
				1 = Mic/accessory is presen	t (impedance is <30 kΩ)	
				Only valid when MICD1_AD	C_MODE = 0.	
R683 (0x02AB)	15:8	MICD1_	0x00	Mic Detect 1 ADC Level (Dif	ference)	
Mic_Detect_1_		ADCVAL_		Only valid when MICD1_AD	C_MODE = 1.	
Control_4		DIFF[7:0]				
	6:0	MICD1_	0x00	Mic Detect 1 ADC Level		
		ADCVAL[6:0]		Only valid when MICD1_AD		
R690 (0x02B2)	15	MICD2_ADC_ MODE	0	Mic Detect 2 Measurement I	Mode	
Mic_Detect_2_ Control_0		MODE		0 = Discrete Mode		
Control_0				1 = ADC Mode		
	6:4	MICD2_SENSE_ SEL[2:0]	000	Mic Detect 2 Sense Select	400 110	DET.
		SEL[Z.U]		000 = MICDET1	100 = HP	
				001 = MICDET2	101 = HP	
				010 = MICDET3	110 = JA0	
		141000 0110	200	011 = MICDET4	111 = JAC	CKDE12
	2:0	MICD2_GND_ SEL[2:0]	000	Mic Detect 2 Ground Select		DET 4/1/DOLUTED 4
		SLL[2.0]		000 = MICDET1/HPOUTFB		CDET4/HPOUTFB4
				001 = MICDET2/HPOUTFB:		codes are reserved
D004 (0, 00D0)	45.40	MIODO DIAO	0004	010 = MICDET3/HPOUTFB:		and the desired of the second
R691 (0x02B3) Mic_Detect_2_	15:12	MICD2_BIAS_ STARTTIME[3:0]	0001	delay time allowed for MICR	lelay (If MICBIAS IS NOT IAS to start-up before be	enabled, this field selects the erforming the MICDET function.)
Control_1		017 11 11 11 11 12 [0:0]		0000 = 0 ms (continuous)		1010 = 128 ms
Control_1				,	0110 = 8 ms	1011 = 256 ms
				1	0111 = 16 ms	1100 = 512 ms
					1000 = 32 ms	1101 = 24 ms
					1001 = 64 ms	1110 to 1111 = 512 ms
	11:8	MICD2_	0001			ssive MICDET measurements.)
		RATE[3:0]			0101 = 4 ms	1010 = 128 ms
				,	0110 = 8 ms	1011 = 256 ms
					0111 = 16 ms	1100 = 512 ms
				0011 = 1 ms	1000 = 32 ms	1101 = 24 ms
				0100 = 2 ms	1001 = 64 ms	1110 to 1111 = 512 ms
	7:4	MICD2_BIAS_	0000	Mic Detect 2 Reference Sele		
		SRC[3:0]		0000 = MICBIAS1A	0100 = MICBIAS2A	1111 = MICVDD
					0101 = MICBIAS2B	All other codes are
					0110 = MICBIAS2C	reserved
					0111 = MICBIAS2D	
	1	MICD2_DBTIME	1	Mic Detect 2 Debounce	-	
				0 = 2 measurements		
				1 = 4 measurements		
				Only valid when MICD2_AD	C_MODE = 0.	
	0	MICD2_ENA	0	Mic Detect 2 Enable		
		_	1	0 = Disabled		
			1	1 = Enabled		
l	ı	I	1	<u> </u>		



Table 4-93. Microphone Detect Control (Cont.)

Register Address	Bit	Label	Default	Des	cription	
R692 (0x02B4)	7:0	MICD2_LVL_	1001_	Mic Detect 2 Level Select (enables mic/acc	essory detection in specific impedance ranges)	
Mic_Detect_2_		SEL[7:0]	1111	[7] = Enable >1 kΩ detection	[3] = Not used	
Control_2				[6] = Not used	[2] = Enable 360–680 Ω detection	
				[5] = Not used	[1] = Enable 210–290 Ω detection	
				[4] = Not used	[0] = Enable 110–180 Ω detection	
				Only valid when MICD2_ADC_MODE =	0.	
R693 (0x02B5)	10:2	MICD2_LVL[8:0]	0_0000_	Mic Detect 2 Level (indicates the measu	red impedance)	
Mic_Detect_2_			0000	[8] = >1 kΩ, <30 kΩ	[3] = 360–680 Ω	
Control_3				[7] = Not used	[2] = 210–290 Ω	
				[6] = Not used	[1] = 110–180 Ω	
				[5] = Not used	[0] = 0–70 Ω	
				[4] = Not used		
				Only valid when MICD2_ADC_MODE =	0.	
	1	MICD2_VALID	0	Mic Detect 2 Data Valid		
				0 = Not Valid		
				1 = Valid		
	0	MICD2_STS	0	Mic Detect 2 Status		
				0 = No mic/accessory present (impedan-	ce is >30 kΩ)	
				1 = Mic/accessory is present (impedance	e is <30 kΩ)	
				Only valid when MICD2_ADC_MODE =	0.	
R699 (0x02BB)	15:8	MICD2_	0x00	Mic Detect 2 ADC Level (Difference)		
Mic_Detect_2_		ADCVAL_		Only valid when MICD2_ADC_MODE = 1.		
Control_4	6.0	DIFF[7:0]	0,400	Mic Detect 2 ADC Level		
	6:0	MICD2_ ADCVAL[6:0]	0x00		4	
		ADOVAL[0.0]		Only valid when MICD2_ADC_MODE =	1.	

The external connections for the microphone detect circuit are shown in Fig. 4-59. In typical applications, it can be used to detect a microphone or button press.

Note that, when using the microphone detect circuit, it is recommended to use the IN1B or IN2B analog microphone input paths to ensure best immunity to electrical transients arising from the external accessory.






Figure 4-59. Microphone- and Accessory-Detect Interface

4.13.3.2 MICBIAS Reference Control

The voltage reference for the microphone detection is configured using the MICD*n*_BIAS_SRC field, as described in Table 4-93. The microphone detection function automatically enables the applicable reference when required for impedance measurement.

If the selected reference (MICBIASxy) is not already enabled, the microphone detect circuit automatically enables the respective MICBIAS output for short periods of time only, every time the impedance measurement is scheduled. To allow time for the MICBIAS source to start-up, a time delay is applied before the measurement is performed; this is configured using MICDn_BIAS_STARTTIME, as described in Table 4-93.

Note: The microphone detection automatically enables the applicable MICBIASxy output switch, every time the impedance measurement is scheduled. The respective MICBIAS generator (MICBIAS1 or MICBIAS2) is not controlled automatically—the applicable generators must be enabled using the MICB1_ENA and MICB2_ENA bits, as described in Table 4-134.

The MICDn_BIAS_STARTTIME field should be set to 16 ms or more if MICBn_RATE = 1 (pop-free start-up/shutdown). MICDn_BIAS_STARTTIME should be set to 0.25 ms or more if MICBn_RATE = 0 (fast start-up/shutdown).

The timing of the microphone detect function is shown in Fig. 4-60. Two different cases are shown, according to whether MICBIASxy is enabled periodically by the impedance measurement function, or is enabled at all times.

If the selected reference (MICBIASxy) is not enabled continuously, the respective MICBIASxy discharge bits should be cleared. The MICBIAS control registers are described in Section 4.20.






Figure 4-60. Microphone- and Accessory-Detect Timing

4.13.3.3 Measurement Range Control

When the discrete measurement mode is selected (MICDn_ADC_MODE = 0), the MICDn_LVL_SEL[7:0] bits allow each impedance measurement level to be enabled or disabled independently. This allows the function to be tailored to the particular application requirements.

If one or more bits within MICD*n*_LVL_SEL is cleared, the corresponding impedance level is disabled. Any measured impedance which lies in a disabled level is reported as the next lowest, enabled level.

For example, the MICD $n_LVL_SEL[2]$ bit enables the detection of a 360–680 Ω impedance. If MICD $n_LVL_SEL[2]$ = 0, an external impedance in this range is indicated in the next lowest detection range (210–290 Ω); this would be reported in the MICD n_LVL field as MICD $n_LVL[2]$ = 1.

With default register configuration, and all measurement levels enabled, the CS47L90 can detect the presence of a typical microphone and up to four push buttons. It is possible to configure the detection circuit for up to eight push buttons, by adjusting the impedance detection thresholds. However, adjustment of the detection thresholds is outside the scope of this data sheet—please contact your local Cirrus Logic representative for further information, if required.

The measurement time varies between 100–500 μ s, depending on the impedance of the external load, and depending on how many impedance measurement levels are enabled. A high impedance is measured faster than a low impedance.

4.13.3.4 External Components

The external connections for the microphone detect circuit are shown in Fig. 4-59. Examples of suitable external components are described in Section 5.1.7.

The accuracy of the microphone detect function is assured whenever the connected load is within the applicable limits specified in Table 3-11. It is required that a 2.2-k Ω (2%) resistor must also be connected between the measurement (SENSE) pin and the selected MICBIAS reference—different resistor values lead to inaccuracy in the impedance measurement.

Note that, for typical headset detection, the choice of external resistance values must take into account the impedance of the microphone—the detected impedance corresponds to the combined parallel resistance of the microphone and any asserted push button.



4.13.4 Headphone Detect

The CS47L90 headphone detection circuit measures the impedance of an external headphone load. This feature can be used to set different gain levels or to apply other configuration settings according to the type of load connected. Separate monitor pins are provided for headphone detection on the left and right channels of HPOUT*n*.

4.13.4.1 Headphone Detection Control

The headphone detection circuit measures the external impedance connected to the HPDET*n* pins. In typical usage, this provides measurement of the load impedance on one or more of the headphone outputs (HPOUT1–3).

Note that impedance measurement is also possible via the MICDET*n* and JACKDET*n* pins, subject to some additional constraints. If the measurement (sense) pin is connected to one of the headphone outputs, HPDET1, HPDET2, or JACKDET1 must always be used. The valid measurement range and the measurement accuracy are reduced, if using the MICDET*n* or JACKDET*n* pins.

To configure the headphone detection circuit, the applicable pin connections for the intended measurement must be written to the HPD_SENSE_SEL and HPD_GND_SEL fields. The headphone detection circuit measures the external impedance between the pins selected by these two fields; the valid selections for each are defined in Table 4-96.

- When measuring the load impedance on the HPOUT1 or HPOUT2 output paths, the HPD_GND_SEL selection should be the same MICDETn/HPOUTFBn pin as the ground feedback pin for the applicable headphone output. See Section 4.12.8 to configure the ground feedback pin for HPOUT1 and HPOUT2.
- When measuring the load impedance on the HPOUT3 output path, one of the MICDETn/HPOUTFBn pins must be connected to HPOUT3FB, and the HPD_GND_SEL field should select the same MICDETn/HPOUTFBn pin as the measurement reference.

The HPD_FRC_SEL field must also be configured, to select where the measurement current is applied. As a general rule, this should be the same as the HPD_SENSE_SEL pin. Other configurations can be used if required—for example, to improve measurement accuracy in cases where the SENSE input path includes significant unwanted resistance.

Note: There is no requirement for the SENSE and GND pin selections to be uniquely assigned between the microphone detect and headphone detect functions—the same pin may be used as a SENSE or GND connection for more than one of the detection functions. If multiple microphone/headphone detections are enabled, the respective measurements are automatically scheduled in isolation to each other. See Section 4.13.3 for details of the microphone detect function.

Headphone detection is commanded by writing 1 to HPD_POLL.

The impedance measurement range is configured using HPD_IMPEDANCE_RANGE. This field should be set in accordance with the expected load impedance. Note that a number of separate measurements are typically required to determine the load impedance; the recommended control requirements are described in Section 4.13.4.2.

Note: Setting HPD_IMPEDANCE_RANGE is not required for detection on the MICDET*n* or JACKDET*n* pins (HPD_ SENSE_SEL = 0XX or 11X). The impedance measurement range, and measurement accuracy, in these cases are different to the HPDET1 and HPDET2 measurements.

If headphone detection is performed using a measurement pin connected to one of the headphone outputs, the respective output driver must be disabled before the measurement is commanded. The required settings are shown in Table 4-94.

Description	Requirement
HPOUT1L Impedance measurement	HPD_OVD_ENA = 1, HPD_OUT_SEL = 000, HP1L_ENA = 0
HPOUT1R Impedance measurement	HPD_OVD_ENA = 1, HPD_OUT_SEL = 001, HP1R_ENA = 0
HPOUT2L Impedance measurement	HPD_OVD_ENA = 1, HPD_OUT_SEL = 010, HP2L_ENA = 0
HPOUT2R Impedance measurement	HPD_OVD_ENA = 1, HPD_OUT_SEL = 011, HP2R_ENA = 0
HPOUT3L Impedance measurement	HPD_OVD_ENA = 1, HPD_OUT_SEL = 100, HP3L_ENA = 0
HPOUT3R Impedance measurement	HPD_OVD_ENA = 1, HPD_OUT_SEL = 101, HP3R_ENA = 0

Table 4-94. Output Configuration for Headphone Detect

Note: The applicable headphone outputs configuration must be maintained until after the headphone detection has completed. See Table 4-78 for details of the HP*nx*_ENA bits.



If headphone detection is performed using a measurement pin that is not connected to one of the headphone outputs, the HPD_OVD_ENA bit should be cleared.

If headphone detection is performed using a measurement pin that is also connected to one of the MICBIAS outputs, the respective MICBIAS output must be disabled and floating (MICBnx_ENA = 0, MICBnx_DISCH = 0).

When headphone detection is commanded, the CS47L90 uses an adjustable current source to determine the connected impedance. A sweep of measurement currents is applied. The rate of this sweep can be adjusted using HPD_CLK_DIV and HPD_RATE.

4.13.4.2 Measurement Output

The headphone detection process typically comprises a number of separate measurements (for different impedance ranges). Completion of each measurement is indicated by HPD_DONE. When this bit is set, the measurement result can be read from the HPD_DACVAL field, and decoded as described in Eq. 4-2.

$$\text{Impedance } (\Omega) \ = \ \frac{\text{C}_0 + \left(\text{C}_1 \times \textit{Offset}\right)}{\left[\frac{\left(\text{HPD_DACVAL} + 0.5\right)}{\text{C}_2}\right] - \left[\frac{1}{\text{C}_3\left(1 + \left(\text{C}_4 \times \textit{Gradient}\right)\right)}\right]} - \text{C}_5$$

Equation 4-2. Headphone Impedance Calculation

The associated parameters for decoding the measurement result are defined Table 4-95. The applicable values are dependent on the HPD_IMPEDANCE_RANGE setting in each case. The *Offset* and *Gradient* values are derived from register fields that are factory-calibrated for each device.

Parameter	HPD_IMPEDANCE_ RANGE = 00	HPD_IMPEDANCE_ RANGE = 01	HPD_IMPEDANCE_ RANGE = 10	HPD_IMPEDANCE_ RANGE = 11
C ₀	1.014	1.014	9.744	101.158
C ₁	-0.0043	-0.0086	-0.0795	-0.9494
C ₂	3950	7975	7300	7300
C ₃	69.3	69.6	62.9	63.2
C ₄	0.0055	0.0055	0.0055	0.0055
C ₅	0.7	0.7	0.7	0.7
Offset	HP_OFFSET_00	HP_OFFSET_01	HP_OFFSET_10	HP_OFFSET_11
Gradient	HP_GRADIENT_0X	HP_GRADIENT_0X	HP_GRADIENT_1X	HP_GRADIENT_1X

Table 4-95. Headphone Measurement Decode Parameters

Note that, to achieve the specified measurement accuracy, the above equation must be calculated to an accuracy of at least 5 decimal places throughout.

The impedance measurement result is valid if 169 ≤ HPD_DACVAL ≤ 1019. (In case of any contradiction with the HPD_IMPEDANCE_RANGE description, the HPD_DACVAL validity takes precedence.)

If the external impedance is entirely unknown (i.e., it could lie in any of the HPD_IMPEDANCE_RANGE regions), it is recommended to test initially with HPD_IMPEDANCE_RANGE = 00. If the resultant HPD_DACVAL is < 169, the impedance is higher than the selected measurement range, so the test should be scheduled again, after incrementing HPD_IMPEDANCE_RANGE.

Each measurement is triggered by writing 1 to HPD_POLL. Completion of each measurement is indicated by HPD_DONE. Note that, after HPD_DONE bit has been asserted, it remains asserted until the next measurement has been commanded.

Note: A simpler, but less accurate, procedure for headphone impedance measurement is also supported, using the HPD_LVL field. When the HPD_DONE bit is set, indicating completion of a measurement, the impedance can be read directly from the HPD_LVL field, provided that the value lies within the range of the applicable HPD_IMPEDANCE RANGE setting.

Note that, for detection using the MICDET*n* or JACKDET*n* pins, the HPD_LVL field is the only supported measurement output option. The HPD_IMPEDANCE_RANGE field is not valid for detection on the MICDET*n* or JACKDET*n* pins. See Table 4-96 for further description of the HPD_LVL field.



The headphone detection function is an input to the interrupt control circuit and can be used to trigger an interrupt event on completion of the headphone detection; see Section 4.16.

The fields associated with headphone detection are described in Table 4-96. The external circuit configuration is shown Fig. 4-61.

Note that 32-bit register addressing is used from R12888 (0x3000) upwards; 16-bit format is used otherwise. The registers noted in Table 4-96 contain a mixture of 16- and 32-bit register addresses.

Table 4-96. Headphone Detect Control

Register Address	Bit	Label	Default	Description
R665 (0x0299)	15	HPD_OVD_ENA	0	Headphone Detect Output Override Enable
Headphone_ Detect_0				This bit, when set, causes the HPD_OUT_SEL headphone output channel to be automatically configured for headphone detection each time headphone detection is scheduled. Note that the respective output driver must also be disabled (HPnx_ENA = 0) for the duration of a headphone output impedance measurement. 0 = Disabled
				1 = Enabled
	14:12	HPD_OUT_SEL[2:0]	000	Headphone Detect Output Channel Select
				000 = HPOUT1L 100 = HPOUT3L
				001 = HPOUT1R
				010 = HPOUT2L All other codes are reserved
				011 = HPOUT2R
	10:8	HPD_FRC_SEL[2:0]	000	Headphone Detect Measurement Current Pin Select
				000 = MICDET1 100 = HPDET1
				001 = MICDET2 101 = HPDET2
				010 = MICDET3 110 = JACKDET1
				011 = MICDET4 111 = JACKDET2
	6:4	HPD_SENSE_SEL[2:0]	000	Headphone Detect Sense Pin Select
				000 = MICDET1 100 = HPDET1
				001 = MICDET2 101 = HPDET2
				010 = MICDET3 110 = JACKDET1
				011 = MICDET4 111 = JACKDET2
	2:0	HPD_GND_SEL[2:0]	000	Headphone Detect Ground Pin Select
				000 = MICDET1/HPOUTFB1 011 = MICDET4/HPOUTFB4
				001 = MICDET2/HPOUTFB2 All other codes are reserved
				010 = MICDET3/HPOUTFB3
R667 (0x029B)	10:9	HPD_IMPEDANCE_ RANGE[1:0]	00	Headphone Detect Range
Headphone_ Detect 1		RANGE[1.0]		$00 = 4 \Omega \text{ to } 30 \Omega$
Detect_1				$01 = 8 \Omega \text{ to } 100 \Omega$
				$10 = 100 \Omega \text{ to } 1 \text{ k}\Omega$
				11 = 1 kΩ to 10 kΩ
	4.0	LIDD OLK DIVITA OL	00	Only valid when HPD_SENSE_SEL = 100 or 101.
	4:3	HPD_CLK_DIV[1:0]	00	Headphone Detect Clock Rate (Selects the clocking rate of the headphone detect adjustable current source. Decreasing the clock rate gives a slower measurement time.)
				00 = 32 kHz
				01 = 16 kHz
				10 = 8 kHz
				11 = 4 kHz
	2:1	HPD_RATE[1:0]	00	Headphone Detect Sweep Rate
				(Selects the step size between successive measurements. Increasing the step size gives a faster measurement time.)
				00 = 1
				01 = 2
				10 = 4
				11 = Reserved
	0	HPD_POLL	0	Headphone Detect Enable
				Write 1 to start HP Detect function



Table 4-96. Headphone Detect Control (Cont.)

Register Address	Bit	Label	Default	Description
R668 (0x029C)	15	HPD_DONE	0	Headphone Detect Status
Headphone_				0 = HP Detect not complete
Detect_2				1 = HP Detect done
	14:0	HPD_LVL[14:0]	0x0000	Headphone Detect Level
				LSB = 0.5Ω
				$8 = 4 \Omega$ or less
				$9 = 4.5 \Omega$
				10 = 5 Ω
				11 = 5.5Ω
				20,000 = 10 kΩ or more
				For HPDET1 or HPDET2 measurement (HPD_SENSE_SEL = 100 or 101), HPD_LVL is valid from 4 Ω to10 k Ω , within the range selected by HPD_IMPEDANCE_RANGE.
				For other measurements, HPD_LVL is valid from 400 Ω to 6 k Ω only.
				If HPD_LVL reports a value outside the valid range, the range should be adjusted and the measurement repeated. A $0-\Omega$ result may be reported if the measurement is less than the minimum value for the selected range.
R669 (0x029D)	9:0	HPD_DACVAL[9:0]	0x000	Headphone Detect Level (Coded as integer, LSB = 1).
Headphone_	0.0		OX.000	See separate description for full decode information.
Detect_3				occ coparate accomption for fall accomo information.
R131076	31:24	HP_OFFSET_11[7:0]	See	Headphone Detect Calibration field.
(0x20004)			Footnote 1	Signed number, LSB = 0.25.
OTP_HPDET_Cal_				Range is –31.75 to +31.75.
1				Default value is factory-set per device.
	23:16	HP_OFFSET_10[7:0]	See	Headphone Detect Calibration field.
			Footnote 1	Signed number, LSB = 0.25.
				Range is –31.75 to +31.75.
				Default value is factory-set per device.
	15:8	HP_OFFSET_01[7:0]	See	Headphone Detect Calibration field.
			Footnote 1	Signed number, LSB = 0.25.
				Range is –31.75 to +31.75.
				Default value is factory-set per device.
	7:0	HP_OFFSET_00[7:0]	See	Headphone Detect Calibration field.
			Footnote 1	Signed number, LSB = 0.25.
				Range is –31.75 to +31.75.
				Default value is factory-set per device.
R131078	15:8	HP_GRADIENT_1X[7:0]	See	Headphone Detect Calibration field.
(0x20006)			Footnote 1	Signed number, LSB = 0.25.
OTP_HPDET_Cal_ 2				Range is –31.75 to +31.75.
_				Default value is factory-set per device.
	7:0	HP_GRADIENT_0X[7:0]	See	Headphone Detect Calibration field.
			Footnote 1	Signed number, LSB = 0.25.
				Range is –31.75 to +31.75.
				Default value is factory-set per device.

Default value is factory-set per device.

The external connections for the headphone detect circuit are shown in Fig. 4-61.






Figure 4-61. Headphone Detect Interface

Note that, where external resistors are connected in series with the headphone load, as shown, it is recommended that the HPDET*n* connection is to the headphone side of the resistors. If the HPDET*n* connection is made to the CS47L90 end of these resistors, this leads to a corresponding offset in the measured impedance.

Under default conditions, the measurement time varies between 17–244 ms, depending on the impedance of the external load. A high impedance is measured faster than a low impedance.

4.14 Low Power Sleep Configuration

The CS47L90 supports a low-power Sleep mode, in which most functions are disabled and power consumption is minimized. The CS47L90 enters Sleep Mode when the DCVDD supply is removed. Note that the AVDD and DBVDD1 supplies must be present throughout the Sleep Mode duration.

In Sleep Mode, the CS47L90 can generate an interrupt event in response to a change in voltage on the JACKDET1 or JACKDET2 pins. This enables a jack insertion event (or other digital logic transition) to be used to trigger a wake-up of the CS47L90.

The system clocks (SYSCLK, ASYNCCLK, DSPCLK) should be disabled before selecting Sleep Mode. The external clock input (MCLK*n*) may also be stopped, if desired.

The functionality and control fields associated with Sleep Mode are supported via an internal always-on supply domain.

The always-on control registers are listed in Table 4-97. These fields are maintained (i.e., not reset) in Sleep Mode.

Note that the control interface is not supported in Sleep Mode; read/write access to the always-on registers is not possible. Access to the register map using any of the control interfaces should be ceased before selecting Sleep Mode.

Register Address	Label	Reference
R710 (0x02C6)	MICD_CLAMP_OVD	See Section 4.13
	MICD_CLAMP_MODE[3:0]	1
R723 (0x02D3)	JD2_ENA	7
	JD1 ENA	

Table 4-97. Sleep Mode Always-On Control Registers



Register Address	Label	Reference
R6150 (0x1806)	MICD_CLAMP_FALL_EINT1	See Section 4.16
	MICD_CLAMP_RISE_EINT1	1
	JD2_FALL_EINT1	
	JD2_RISE_EINT1	
	JD1_FALL_EINT1	
	JD1_RISE_EINT1	
R6214 (0x1846)	IM_MICD_CLAMP_FALL_EINT1	
	IM_MICD_CLAMP_RISE_EINT1	
	IM_JD2_FALL_EINT1	
	IM_JD2_RISE_EINT1	
	IM_JD1_FALL_EINT1	
	IM_JD1_RISE_EINT1	
R6784 (0x1A80)	IM_IRQ1	
	IRQ_POL	
	IRQ_OP_CFG	
R6864 (0x1AD0)	RESET_PU	See Section 4.24
	RESET_PD	

Table 4-97. Sleep Mode Always-On Control Registers (Cont.)

The always-on digital I/O pins are listed in Table 4-98. All other digital input pins have no effect in Sleep Mode; all other digital output pins are undriven (floating).

The $\overline{\text{IRQ}}$ output is normally deasserted in Sleep Mode. In Sleep Mode, the $\overline{\text{IRQ}}$ output can be asserted only in response to the JACKDET1 or JACKDET2 inputs. If the $\overline{\text{IRQ}}$ output is asserted in Sleep Mode, it can be deasserted only after a wake-up transition.

Output drivers and bus keepers are disabled in Sleep Mode, for all pins not on the always-on domain; this means that the logic level on these pins is undefined. If a defined logic state is required during Sleep Mode (e.g., as input to another device), an external pull resistor may be required. If an external pull resistor is connected to a pin that also supports a bus keeper function, the pull resistance should be chosen carefully, taking into account the resistance of the bus keeper. See Section 4.15.1 for specific notes concerning the GPIO pins.

Pin Name	Description	Reference
ĪRQ	Interrupt Request output	See Section 4.16
JACKDET1	Jack Detect input 1	See Section 4.13
JACKDET2	Jack Detect input 2	See Section 4.13
RESET	Digital Reset input (active low)	See Section 4.24

Table 4-98. Sleep Mode Always-On Digital Input/Output Pins

The always-on functionality includes the JD1 and JD2 control signals, which provide support for the low-power Sleep Mode. The MICDET clamp status signal is also supported; this is controlled by a selectable logic function, derived from JD1 and/or JD2.

The JD1, JD2 and MICDET clamp status signals are derived from the JACKDET1 and JACKDET2 inputs, and can be used to trigger the interrupt controller.

- The JD1 and JD2 signals are derived from the jack detect function (see Section 4.13). These inputs can be used to trigger a response to a jack insertion or jack removal detection.
 - When these signals are enabled, the JD1 and JD2 signals indicate the status of the JACKDET1 and JACKDET2 input pins respectively. See Table 4-90 for details of the associated control fields.
- The MICDET clamp status is controlled by the JD1 and/or JD2 signals (see Section 4.13). The configurable logic provides flexibility in selecting the appropriate conditions for activating the MICDET clamp. The clamp status can be used to trigger a response to a jack insertion or jack removal detection.
 - The MICDET clamp function is configured using MICD_CLAMP_MODE, as described in Table 4-91.



The interrupt functionality associated with these signals is part of the always-on functionality, enabling the CS47L90 to provide indication of jack insertion or jack removal to the host processor in Sleep Mode; see Section 4.16.

Note that the JACKDET1 and JACKDET2 inputs do not result in a wake-up transition directly; a wake-up transition only occurs by reapplication of DCVDD. In a typical application, the JACKDET*n* inputs provide a signal to the applications processor, via the IRQ output; if a wake-up transition is required, this is triggered by the applications processor enabling the DCVDD supply.

4.15 General-Purpose I/O

The CS47L90 supports up to 38 GPIO pins, which can be assigned to application-specific functions. The GPIOs enable interfacing and detection of external hardware and can provide logic outputs to other devices. The GPIO input functions can be used to generate an interrupt (IRQ) event.

There are 8 dedicated GPIO pins; the remaining 30 GPIOs are implemented as alternate functions to a pin-specific capability. The GPIO and interrupt circuits support the following functions:

- Pin-specific alternative functions for external interfaces (AIF, DMIC, PDM, MIF)
- Logic input/button detect (GPIO input)
- Logic 1 and Logic 0 output (GPIO output)
- Interrupt (IRQ) status output
- Clock output
- Frequency-locked loop (FLL) status output
- · FLL clock output
- IEC-60958-3—compatible S/PDIF output
- Pulse-width modulation (PWM) signal output
- ASRC lock status
- · General-purpose timer status output
- · Event logger FIFO buffer status output

Note that the GPIO pins are referenced to different power domains (DBVDD1, DBVDD2, or DBVDD3), as indicated in Table 1-1.

Logic input and output (GPIO) can be supported in two different ways on the CS47L90. The standard mechanism described in this section provides a comprehensive suite of options including input debounce, and selectable output drive configuration. The DSP GPIO circuit is tailored towards more advanced requirements typically demanded by DSP software features. The DSP GPIO functions are described in Section 4.5.4.

The CS47L90 also incorporates two general-purpose switches; these are analog switches, described in Section 4.15.16.

4.15.1 GPIO Control

For each GPIO, the selected function is determined by the GPn_FN field, where n identifies the GPIO pin (1–38). The pin direction, set by GPn_DIR , must be set according to function selected by GPn_FN .

If a pin is configured as a GPIO input ($GPn_DIR = 1$, $GPn_FN = 0x001$), the logic level at the pin can be read from the respective GPn_LVL bit. Note that GPn_LVL is not affected by the GPn_POL bit.

A debounce circuit can be enabled on any GPIO input, to avoid false event triggers. This is enabled on each pin by setting the respective GPn_DB bit. The debounce circuit uses the 32-kHz clock, which must be enabled whenever input debounce functions are required. The debounce time is configurable using the GP_DBTIME field. See Section 4.17 for further details of the CS47L90 clocking configuration.

Each GPIO pin is an input to the interrupt control circuit and can be used to trigger an interrupt event. An interrupt event is triggered on the rising and falling edges of the GPIO input. The associated interrupt bit is latched once set; it can be polled at any time or used to control the IRQ signal. See Section 4.16 for details of the interrupt event handling.



Integrated pull-up and pull-down resistors are provided on each GPIO pin; these can be configured independently using the GPn_PU and GPn_PD fields. When the pull-up and pull-down control bits are both enabled, the CS47L90 provides a bus keeper function on the respective pin. The bus keeper function holds the logic level unchanged whenever the pin is undriven (e.g., if the signal is tristated).

Note: The bus keeper is enabled by default on all GPIO pins and, if not actively driven, may result in either a Logic 0 or Logic 1 at the respective input on start-up. If an external pull resistor is connected (e.g., to control the logic level in Sleep Mode), the chosen resistance should take account of the bus keeper resistance (see Table 3-10). A strong pull resistor (e.g., $10 \text{ k}\Omega$) is required, if a specific start-up condition is to be forced by the external pull component.

If a pin is configured as a GPIO output ($GPn_DIR = 0$, $GPn_FN = 0x001$), its level can be set to Logic 0 or Logic 1 using the GPn_LVL field. Note that the GPn_LVL bits are write-only when the respective GPIO pin is configured as an output.

If a pin is configured as an output ($GPn_DIR = 0$), the polarity can be inverted using the GPn_POL bit. When $GPn_POL = 1$, the selected output function is inverted. In the case of logic level output ($GPn_FN = 0x001$), the external output is the opposite logic level to GPn_LVL when $GPn_POL = 1$. Note that, if $GPn_FN = 0x000$ or 0x002, the GPn_POL bit has no effect on the respective GPIO pin.

A GPIO output can be either CMOS driven or open drain. This is selected on each pin using the respective GPn_OP_CFG bit. Note that if $GPn_FN = 0x000$ the GPn_OP_CFG bit has no effect on the respective GPIO pin—see Table 4-99 for further details. If $GPn_FN = 0x002$, the respective pin output is CMOS.

The register fields that control the GPIO pins are described in Table 4-99.

Register Address	Bit	Label	Default	Description
R5888 (0x1700) GPIO1_CTRL_1	15	GPn_LVL	See Footnote 2	GPIOn level. Write to this bit to set a GPIO output. Read from this bit to read GPIO input level.
to R5962 (0x174A)				For output functions only, if GP <i>n</i> _POL is set, the GP <i>n</i> _LVL bit is the opposite logic level to the external pin.
GPIO38_CTRL1				Note that, if $GPn_DIR = 0$, the GPn_LVL bit is write-only.
011000_011KE1	14	GPn_OP_CFG	0	GPIOn Output Configuration
				0 = CMOS
				1 = Open drain
				Note that, if $GPn_FN = 0x000$ or $0x002$, this bit has no effect on the $GPIOn$ output. If $GPn_FN = 0x000$, the pin configuration is set according to the applicable pin-specific function (see Table 4-101). If $GPn_FN = 0x002$, the pin configuration is $CMOS$.
	13	GPn_DB	1	GPIOn Input Debounce
				0 = Disabled
				1 = Enabled
	11	GPn_POL	0	GPIOn Output Polarity Select
				0 = Noninverted (Active High)
				1 = Inverted (Active Low)
				Note that, if $GPn_FN = 0x000$ or $0x002$, this bit has no effect on the $GPIOn$ output.
	8:0	GPn_FN[8:0]	0x001	GPIOn Pin Function
				(see Table 4-100 for details)

Table 4-99. GPIO Control



Table 4-99. GPIO Control (Cont.)

Register Address	Bit	Label	Default	Description
R5889 (0x1701)	15	GPn_DIR	1	GPIOn Pin Direction
GPIO1_CTRL_2				0 = Output
to				1 = Input
R5963 (0x174B) GPIO38_CTRL2				Note that, if $GPn_FN = 0x000$ or $0x002$, this bit has no effect on the $GPIOn$ pin. If $GPn_FN = 0x000$, the pin direction is set according to the applicable pin-specific function (see Table 4-101). If $GPn_FN = 0x002$, the pin direction is set according to the DSP GPIO configuration.
	14	GPn_PU	1	GPIOn Pull-Up Enable
				0 = Disabled
				1 = Enabled
				Note: If GP <i>n</i> _PD and GP <i>n</i> _PU are both set, a bus keeper function is enabled on the respective GPIO <i>n</i> pin.
	13	GPn_PD	1	GPIOn Pull-Down Enable
				0 = Disabled
				1 = Enabled
				Note: If GP <i>n_</i> PD and GP <i>n_</i> PU are both set, a bus keeper function is enabled on the respective GPIO <i>n</i> pin.
R6848 (0x1AC0)	3:0	GP_DBTIME[3:0]	0x0	GPIO Input debounce time
GPIO_Debounce_				0x0 = 100 μs
Config				0x1 = 1.5 ms
				0x2 = 3 ms
				0x3 = 6 ms
				0x4 = 12 ms
				0x5 = 24 ms
				0x6 = 48 ms
				0x7 = 96 ms
				0x8 = 192 ms
				0x9 = 384 ms
				0xA = 768 ms
				0xB to 0xF = Reserved

^{1.} *n* is a number (1–38) that identifies the individual GPIO.

4.15.2 GPIO Function Select

The available GPIO functions are described in Table 4-100. The function of each GPIO is set using GP_n FN, where n identifies the GPIO pin (1–38). Note that the respective GP_n DIR must also be set according to whether the function is an input or output.

Table 4-100. GPIO Function Select

GPn_FN	Valid On	Description	Comments
0x000	GPIO9-38 only	Pin-specific alternate function	Alternate functions supporting digital microphone, digital audio interface, master control interface, and PDM output functions.
0x001	All GPIOs (1–38)	Button-detect input/logic-level output	GPn_DIR = 0: GPIO pin logic level is set by GPn_LVL.
			GPn_DIR = 1: Button detect or logic level input.
0x002	All GPIOs (1–38)	DSP GPIO	Low latency input/output for DSP functions.
0x003	All GPIOs (1–38)	IRQ1 output	Interrupt (IRQ1) output
			0 = IRQ1 not asserted
			1 = IRQ1 asserted
0x004	All GPIOs (1–38)	IRQ2 output	Interrupt (IRQ2) output
			0 = IRQ2 not asserted
			1 = IRQ2 asserted
0x010	GPIO1-8 only	FLL1 clock	Clock output from FLL1
0x011	GPIO1-8 only	FLL2 clock	Clock output from FLL2
0x013	GPIO1-8 only	FLL_AO clock	Clock output from FLL_AO

^{2.} The default value of GPn_LVL depends upon whether the pin is actively driven by another device. If the pin is actively driven, the bus keeper maintains this logic level. If the pin is not actively driven, the bus keeper may establish either a Logic 1 or Logic 0 as the initial input level.



Table 4-100. GPIO Function Select (Cont.)

GPn_FN		Description	Comments
0x018	GPIO1–8 only	FLL1 lock	Indicates FLL1 lock status
			0 = Not locked
			1 = Locked
0x019	GPIO1–8 only	FLL2 lock	Indicates FLL2 lock status
			0 = Not locked
			1 = Locked
0x01B	GPIO1–8 only	FLL_AO lock	Indicates FLL_AO lock status
			0 = Not locked
			1 = Locked
0x040	GPIO1–8 only	OPCLK clock output	Configurable clock output derived from SYSCLK
0x041	GPIO1–8 only	OPCLK async clock output	Configurable clock output derived from ASYNCCLK
0x048	All GPIOs (1–38)	PWM1 output	Configurable PWM output PWM1
0x049	All GPIOs (1–38)	PWM2 output	Configurable PWM output PWM2
0x04C	All GPIOs (1–38)	S/PDIF output	IEC-60958-3—compatible S/PDIF output
0x088	GPIO1–8 only	ASRC1 IN1 lock	Indicates ASRC1 IN1 Lock status
			(ASRC IN1 paths convert from the SYSCLK domain to the ASYCNCLK
			domain.)
			0 = Not locked
			1 = Locked
0x089	GPIO1–8 only	ASRC1 IN2 lock	Indicates ASRC1 IN2 Lock status
			(ASRC IN2 paths convert from the ASYNCCLK domain to the SYSCLK
			domain.)
			0 = Not locked
0.004	ODIO4 0 and	AODOO INIA Isaal	1 = Locked
0x08A	GPIO1–8 only	ASRC2 IN1 lock	Indicates ASRC2 IN1 Lock status
			(ASRC IN1 paths convert from the SYSCLK domain to the ASYCNCLK domain.)
			0 = Not locked
			1 = Locked
0x08B	GPIO1–8 only	ASRC2 IN2 lock	Indicates ASRC2 IN2Lock status
OXOOD	Of 10 1 0 only	NOTICE IIVE IOOK	(ASRC IN2 paths convert from the ASYNCCLK domain to the SYSCLK
			domain.)
			0 = Not locked
			1 = Locked
0x140	All GPIOs (1–38)	Timer 1 status	Timer n Status
0x141	All GPIOs (1–38)	Timer 2 status	A pulse is output after the respective timer reaches its final count value.
0x142	All GPIOs (1–38)	Timer 3 status	
0x143	All GPIOs (1–38)	Timer 4 status	
0x144	All GPIOs (1–38)	Timer 5 status	
0x145	All GPIOs (1–38)	Timer 6 status	
0x146	All GPIOs (1–38)	Timer 7 status	
0x147	All GPIOs (1–38)	Timer 8 status	
0x150	GPIO1–8 only	Event Log 1 FIFO not-empty status	Event Log n FIFO Not-Empty status
0x151	GPIO1-8 only	Event Log 2 FIFO not-empty status	0 = FIFO Empty
0x152	GPIO1–8 only	Event Log 3 FIFO not-empty status	1 = FIFO Not Empty
0x153	GPIO1-8 only	Event Log 4 FIFO not-empty status	
0x154	GPIO1–8 only	Event Log 5 FIFO not-empty status	
0x155	GPIO1–8 only	Event Log 6 FIFO not-empty status	
0x156	GPIO1–8 only	Event Log 7 FIFO not-empty status	
0x157	GPIO1–8 only	Event Log 8 FIFO not-empty status	

4.15.3 Pin-Specific Alternate Function— $GPn_FN = 0x000$

The CS47L90 provides eight dedicated GPIO pins (1–8). The remaining 30 GPIOs are multiplexed with the pin-specific functions listed in Table 4-101. The alternate functions are selected by setting the respective GPn_FN fields to 0x000, as described in Section 4.15.1. Note that each function is unique to the associated pin and can be supported only on that pin.



If the alternate function is selected on a GPIO pin, the pin direction (input or output) and the output driver configuration (CMOS or open drain) are set automatically as described in Table 4-101. The respective GPn_DIR and GPn_OP_CFG bits have no effect in this case.

Output Driver Direction Name Condition Description Configuration Digital I/O AIF1BCLK/GPIO16 GP16 FN = 0x000 Audio Interface 1 bit clock **CMOS** GP18 FN = 0x000 Digital I/O CMOS AIF1LRCLK/GPIO18 Audio Interface 1 left/right clock GP17 FN = 0x000 Audio Interface 1 RX digital audio data AIF1RXDAT/GPIO17 Digital input GP15 FN = 0x000 AIF1TXDAT/GPIO15 Audio Interface 1 TX digital audio data Digital output **CMOS** AIF2BCLK/GPIO20 GP20 FN = 0x000 Audio Interface 2 bit clock Digital I/O **CMOS** AIF2LRCLK/GPIO22 GP22 FN = 0x000 Audio Interface 2 left/right clock Digital I/O CMOS AIF2RXDAT/GPIO21 GP21 FN = 0x000 Audio Interface 2 RX digital audio data Digital input AIF2TXDAT/GPIO19 GP19 FN = 0x000 Audio Interface 2 TX digital audio data Digital output CMOS GP24 FN = 0x000 Audio Interface 3 bit clock CMOS AIF3BCLK/GPIO24 Digital I/O AIF3LRCLK/GPIO26 $GP26_FN = 0x000$ Audio Interface 3 left/right clock Digital I/O CMOS GP25 FN = 0x000 AIF3RXDAT/GPIO25 Audio Interface 3 RX digital audio data Digital input GP23 FN = 0x000 Audio Interface 3 TX digital audio data AIF3TXDAT/GPIO23 Digital output **CMOS** GP28 FN = 0x000 Audio Interface 4 bit clock Digital output CMOS AIF4BCLK/GPIO28 GP30 FN = 0x000 AIF4LRCLK/GPIO30 Audio Interface 4 left/right clock Digital I/O **CMOS** GP29 FN = 0x000 AIF4RXDAT/GPIO29 Audio Interface 4 RX digital audio data Digital output **CMOS** AIF4TXDAT/GPIO27 $GP27_FN = 0x000$ Audio Interface 4 TX digital audio data Digital output **CMOS** DMICCLK3/GPIO35 GP35 FN = 0x000 Digital MIC clock 3 Digital output **CMOS** DMICCLK4/GPIO31 GP31 FN = 0x000 Digital MIC clock 4 Digital output CMOS CMOS DMICCLK5/GPIO33 GP33 FN = 0x000 Digital MIC clock 5 Digital output GP36 FN = 0x000 DMICDAT3/GPIO36 Digital MIC data 3 Digital input DMICDAT4/GPIO32 GP32 FN = 0x000Digital MIC data 4 Digital input GP34_FN = 0x000 DMICDAT5/GPIO34 Digital MIC data 5 Digital input GP9 FN = 0x000Master (I2C) Interface 1 clock MIF1SCLK/GPI09 Digital output Open drain MIF1SDA/GPIO10 GP10 FN = 0x000 Master (I2C) Interface 1 data Digital I/O Open drain MIF2SCLK/GPIO11 GP11 FN = 0x000 Master (I2C) Interface 2 clock Digital output Open drain GP12 FN = 0x000 Master (I2C) Interface 2 data Digital I/O MIF2SDA/GPIO12 Open drain Master (I2C) Interface 3 clock MIF3SCLK/GPIO13 GP13 FN = 0x000 Digital output Open drain GP14 FN = 0x000 MIF3SDA/GPIO14 Master (I2C) Interface 3 data Digital I/O Open drain SPKCLK/GPIO37 GP37 FN = 0x000 Digital speaker (PDM) clock Digital output **CMOS** SPKDAT/GPIO38 GP38_FN = 0x000 Digital speaker (PDM) data Digital output **CMOS**

Table 4-101. GPIO Alternate Functions

4.15.4 Button Detect (GPIO Input)— $GPn_FN = 0x001$

Button-detect functionality can be selected on a GPIO pin by setting the respective GPIO fields as described in Section 4.15.1. The same functionality can be used to support a jack-detect input function.

It is recommended to enable the GPIO input debounce feature when using GPIOs as button input or jack-detect input.

The GPn_LVL fields may be read to determine the logic levels on a GPIO input, after the selectable debounce controls. Note that GPn_LVL is not affected by the GPn_LVL is not affected by the GPn_LVL is not affected by the GPn_LVL in the GPn_LVL is not affected by the GPn_LVL in the GPn_LVL is not affected by the GPn_LVL in the GPn_LVL is not affected by the GPn_LVL in the GPn_LVL is not affected by the GPn_LVL in the GPn_LVL is not affected by the GPn_LVL in the GPn_LVL is not affected by the GPn_LVL in the GPn_LVL is not affected by the GPn_LVL in the GPn_LVL is not affected by the GPn_LVL in the GPn_LVL is not affected by the GPn_LVL in the GPn_LVL is not affected by the GPn_LVL in the GPn_LVL in the GPn_LVL is not affected by the GPn_LVL in the GPn_LVL in the GPn_LVL is not affected by the GPn_LVL in the GPn_LVL in the GPn_LVL is not affected by the GPn_LVL in the GPn_LVL in the GPn_LVL is not affected by the GPn_LVL in the GPn_LVL in the GPn_LVL is not affected by the GPn_LVL in the GPn_LVL in

The debounced GPIO signals are also inputs to the interrupt-control circuit. An interrupt event is triggered on the rising and falling edges of the GPIO input. The associated interrupt bits are latched once set; they can be polled at any time or used to control the IRQ signal. See Section 4.16 for details of the interrupt event handling.

4.15.5 Logic 1 and Logic 0 Output (GPIO Output)— $GPn_FN = 0x001$

The CS47L90 can be programmed to drive a logic high or logic low level on a GPIO pin by selecting the GPIO Output function as described in Section 4.15.1.

The output logic level is selected using the respective GPn_LVL bit. Note that, if a GPIO pin is configured as an output, the respective GPn_LVL bits are write-only.



The polarity of the GPIO output can be inverted using the GPn_POL bits. If $GPn_POL = 1$, the external output is the opposite logic level to GPn_LVL .

4.15.6 DSP GPIO (Low-Latency DSP Input/Output)— $GPn_FN = 0x002$

The DSP GPIO function provides an advanced I/O capability, supporting the requirements of the CS47L90 as a multi-purpose sensor hub. The DSP GPIO pins are accessed using maskable sets of I/O control registers; this allows the selected combinations of GPIOs to be controlled with ease, regardless of how the allocation of GPIO pins has been implemented in hardware.

The DSP GPIO function is selected by setting the respective GPIO fields as described in Section 4.15.1.

A full description of the DSP GPIO function is provided in Section 4.5.4.

Note that, if GPn_FN is set to 0x002, the respective pin direction (input or output) is set according to the DSP GPIO configuration for that pin—the GPn_DIR control bit has no effect in this case.

4.15.7 Interrupt (IRQ) Status Output— $GPn_FN = 0x003, 0x004$

The CS47L90 has an interrupt controller, which can be used to indicate when any selected interrupt events occur. Individual interrupts may be masked in order to configure the interrupt as required. See Section 4.16 for a full definition of all supported interrupt events.

The interrupt controller supports two separate interrupt request (IRQ) outputs. The IRQ1 or IRQ2 status may be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.15.1.

Note that the IRQ1 status is output on the IRQ pin at all times.

4.15.8 Frequency-Locked Loop (FLL) Clock Output— $GPn_FN = 0x010, 0x011, 0x013$

Clock outputs derived from the FLLs may be output on a GPIO pin. The GPIO output from each FLLn (FLL1, FLL2, or FLL_AO) is controlled by the respective FLLn_GPCLK_DIV and FLLn_GPCLK_ENA fields, as described in Table 4-102.

It is recommended to disable the clock output ($FLLn_GPCLK_ENA = 0$) before making any change to the respective $FLLn_GPCLK_DIV$ field.

Note that FLL*n*_GPCLK_DIV and FLL*n*_GPCLK_ENA affect the GPIO outputs only; they do not affect the FLL frequency. The maximum output frequency supported for GPIO output is noted in Table 3-10.

The FLL clock outputs may be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.15.1.

See Section 4.17 for details of the CS47L90 system clocking and how to configure the FLLs.



Table 4-102. FLL Clock Output Control

Register Address	Bit	Label	Default	Description
R394 (0x018A)	7:1	FLL1_GPCLK_	0x02	FLL1 GPIO Clock Divider
FLL1_GPIO_Clock		DIV[6:0]		0x00 = Reserved
				0x01 = Reserved
				0x02 = Divide by 2
				0x03 = Divide by 3
				0x04 = Divide by 4
				0x7F = Divide by 127
				$(F_{GPIO} = F_{VCO}/FLL1_GPCLK_DIV)$
	0	FLL1_GPCLK_	0	FLL1 GPIO Clock Enable
		ENA		0 = Disabled
				1 = Enabled
R426 (0x01AA)	7:1	FLL2_GPCLK_	0x02	FLL2 GPIO Clock Divider
FLL2_GPIO_Clock		DIV[6:0]		0x00 = Reserved
				0x01 = Reserved
				0x02 = Divide by 2
				0x03 = Divide by 3
				0x04 = Divide by 4
				0x7F = Divide by 127
				$(F_{GPIO} = F_{VCO}/FLL2_GPCLK_DIV)$
	0	FLL2_GPCLK_	0	FLL2 GPIO Clock Enable
		ENA		0 = Disabled
				1 = Enabled
R490 (0x01EA)	7:1	FLL_AO_GPCLK_	0x01	FLL_AO GPIO Clock Divider
FLL_AO_GPIO_		DIV[6:0]		0x00 = Divide by 1
Clock				0x01 = Divide by 1
				0x02 = Divide by 2
				0x03 = Divide by 3
				0x04 = Divide by 4
				0x7F = Divide by 127
				(F _{GPIO} = F _{VCO} /FLL_AO_GPCLK_DIV)
	0	FLL_AO_GPCLK_	0	FLL_AO GPIO Clock Enable
		ENA		0 = Disabled
				1 = Enabled

4.15.9 Frequency-Locked Loop (FLL) Status Output—GPn_FN = 0x018, 0x019, 0x01B

The CS47L90 provides FLL status flags, which may be used to control other events. The FLL lock signals indicate whether FLL lock has been achieved. See Section 4.17.8 and Section 4.17.9 for details of the FLLs.

The FLL lock signals may be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.15.1.

The FLL lock signals are inputs to the interrupt controller circuit. An interrupt event is triggered on the rising edge of these signals. The associated interrupt bits are latched once set; they can be polled at any time or used to control the IRQ signal. See Section 4.16 for details of the interrupt event handling.

4.15.10 OPCLK and OPCLK_ASYNC Clock Output—GPn_FN = 0x040, 0x041

A clock output (OPCLK) derived from SYSCLK can be output on a GPIO pin. The OPCLK frequency is controlled by OPCLK DIV and OPCLK SEL. The OPCLK output is enabled by setting OPCLK ENA, as described in Table 4-103.

A clock output (OPCLK_ASYNC) derived from ASYNCCLK can be output on a GPIO pin. The OPCLK_ASYNC frequency is controlled by OPCLK_ASYNC_DIV and OPCLK_ASYNC_SEL. The OPCLK_ASYNC output is enabled by setting OPCLK_ASYNC_ENA.



It is recommended to disable the clock output (OPCLK_ENA = 0 or OPCLK_ASYNC_ENA = 0) before making any change to the respective OPCLK_DIV, OPCLK_SEL, OPCLK_ASYNC_DIV, or OPCLK_ASYNC_SEL fields.

The OPCLK or OPCLK_ASYNC clock can be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.15.1.

Note that the OPCLK source frequency cannot be higher than the SYSCLK frequency. The OPCLK_ASYNC source frequency cannot be higher than the ASYNCCLK frequency. The maximum output frequency supported for GPIO output is noted in Table 3-10.

See Section 4.17 for details of the system clocks (SYSCLK and ASYNCCLK).

Table 4-103. OPCLK Control

Register Address			Default	Description
R329 (0x0149)	15	OPCLK_ENA	0	OPCLK Enable
Output_system_				0 = Disabled
clock				1 = Enabled
	7:3	OPCLK_DIV[4:0]	0x00	OPCLK Divider
				0x02 = Divide by 2
				0x04 = Divide by 4
				0x06 = Divide by 6
				(even numbers only)
				0x1E = Divide by 30
				Note that only even numbered divisions (2, 4, 6, etc.) are valid selections.
				All other codes are reserved when the OPCLK signal is enabled.
	2:0	OPCLK_SEL[2:0]	000	OPCLK Source Frequency
				000 = 6.144 MHz (5.6448 MHz)
				001 = 12.288 MHz (11.2896 MHz)
				010 = 24.576 MHz (22.5792 MHz)
				011 = 49.152 MHz (45.1584 MHz)
				All other codes are reserved
				The frequencies in brackets apply for 44.1 kHz–related SYSCLK rates only (i.e.,
				SAMPLE_RATE_ $n = 01XXX$).
				The OPCLK Source Frequency must be less than or equal to the SYSCLK frequency.
R330 (0x014A)	15	OPCLK_ASYNC_	0	OPCLK_ASYNC Enable
Output_async_		ENA		0 = Disabled
lock				1 = Enabled
	7:3	OPCLK_ASYNC_	0x00	OPCLK_ASYNC Divider
		DIV[4:0]		0x02 = Divide by 2
				0x04 = Divide by 4
				0x06 = Divide by 6
				(even numbers only)
				0x1E = Divide by 30
				Note that only even numbered divisions (2, 4, 6, etc.) are valid selections.
				All other codes are reserved when the OPCLK_ASYNC signal is enabled.
	2:0	OPCLK_ASYNC_	000	OPCLK_ASYNC Source Frequency
		SEL[2:0]		000 = 6.144 MHz (5.6448 MHz)
				001 = 12.288 MHz (11.2896 MHz)
				010 = 24.576 MHz (22.5792 MHz)
				011 = 49.152 MHz (45.1584 MHz)
				All other codes are reserved
				The frequencies in brackets apply for 44.1 kHz–related ASYNCCLK rates only (i.e., ASYNC_SAMPLE_RATE_n = 01XXX).
				The OPCLK_ASYNC Source Frequency must be less than or equal to the ASYNCCLK
				frequency.

4.15.11 Pulse-Width Modulation (PWM) Signal Output— $GPn_FN = 0x048, 0x049$

The CS47L90 incorporates two PWM signal generators, which can be enabled as GPIO outputs. The duty cycle of each PWM signal can be modulated by an audio source, or can be set to a fixed value using a control register setting.



The PWM outputs may be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.15.1.

See Section 4.3.12 for details of how to configure the PWM signal generators.

4.15.12 S/PDIF Audio Output—GPn FN = 0x04C

The CS47L90 incorporates an IEC-60958-3–compatible S/PDIF transmitter, which can be selected as a GPIO output. The S/PDIF transmitter supports stereo audio channels and allows full control over the S/PDIF validity bits and channel status information.

The S/PDIF signal may be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.15.1.

See Section 4.3.8 for details of how to configure the S/PDIF output generator.

4.15.13 ASRC Lock Status Output—GPn FN = 0x088, 0x089, 0x08A, 0x08B

The CS47L90 provides ASRC status flags, which may be used to control other events. The ASRC-lock signals indicate whether ASRC lock has been achieved. See Section 4.3.15 for details of the ASRCs.

The ASRC lock signals may be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.15.1.

The ASRC lock signals are inputs to the interrupt control circuit. An interrupt event is triggered on the rising and falling edges of the ASRC lock signals. The associated interrupt bits are latched once set; they can be polled at any time or used to control the IRQ signal. See Section 4.16 for details of the interrupt event handling.

4.15.14 General-Purpose Timer Status Output— $GPn_FN = 0x140-0x147$

The general-purpose timers can count up or down, and support continuous or single count modes. Status outputs indicating the progress of these timers are provided. See Section 4.5.3 for details of the general-purpose timers.

A logic signal from the general-purpose timers may be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.15.1. This logic signal is pulsed high whenever the respective timer reaches its final count value.

The general-purpose timers also provide inputs to the interrupt control circuit. An interrupt event is triggered whenever the respective timer reaches its <u>final</u> count value. The associated interrupt bits are latched once set; they can be polled at any time or used to control the <u>IRQ</u> signal. See <u>Section 4.16</u> for details of the interrupt event handling.

4.15.15 Event Logger FIFO Buffer Status Output—GP $n_FN = 0x150-0x157$

The event loggers are each provided with a 16-stage FIFO buffer, in which any detected events (signal transitions) are recorded. Status outputs for each FIFO buffer are provided. See Section 4.5.2 for details of the event loggers.

A logic signal from the event loggers may be output directly on a GPIO pin by setting the respective GPIO fields as described in Section 4.15.1. This logic signal is set high whenever the FIFO not-empty condition is true.

The event loggers also provide inputs to the interrupt control circuit. An interrupt event is triggered whenever the respective FIFO condition occurs. The associated interrupt bits are latched once set; they can be polled at any time or used to control the IRQ signal. See Section 4.16 for details of the interrupt event handling.

4.15.16 General-Purpose Switch

The CS47L90 provides two general-purpose switches, which can be used as controllable analog switches for external functions. The switches support bidirectional analog operation, offering flexibility in the potential circuit applications. Refer to Table 3-2 and Table 3-10 for further details. Note that this feature is entirely independent of the GPIO*n* pins.

- The GP1 switch is implemented between the GPSW1P and GPSW1N pins; it is configured using SW1_MODE.
- The GP2 switch is implemented between the GPSW2P and GPSW2N pins; it is configured using SW2 MODE.



The SWn_MODE fields allow the switches to be disabled, enabled, or synchronized to the MICDET clamp status, as described in Table 4-104.

The switches can be used in conjunction with the MICDET clamp function to suppress pops and clicks associated with jack insertion and removal. An example circuit is shown in Fig. 4-58 within Section 4.13.2. Note that the MICDET clamp function must also be configured appropriately when using this method of pop suppression.

Register Address Bit Default Description Label R712 (0x02C8) SW2_MODE[1:0] 3:2 00 General-purpose Switch 2 control GP_Switch_1 00 = Disabled (open) 01 = Enabled (closed) 10 = Enabled when MICDET clamp is active 11 = Enabled when MICDET clamp is not active SW1 MODE[1:0] General-purpose Switch 1 control 1:0 00 00 = Disabled (open) 01 = Enabled (closed) 10 = Enabled when MICDET clamp is active 11 = Enabled when MICDET clamp is not active

Table 4-104. General-Purpose Switch Control

4.16 Interrupts

The interrupt controller has multiple inputs. These include the jack detect and GPIO input pins, DSP_IRQn flags, headphone/accessory detection, FLL/ASRC lock detection, and status flags from DSP peripheral functions. See Table 4-105 and Table 4-106 for a full definition of the interrupt controller inputs. Any combination of these inputs can be used to trigger an interrupt request event.

The interrupt controller supports two sets of interrupt registers. This allows two separate interrupt request (IRQ) outputs to be generated, and for each IRQ to report a different set of input or status conditions.

For each interrupt request (IRQ1 and IRQ2) output, there is an interrupt register field associated with each interrupt input. These fields are asserted whenever a logic edge is detected on the respective input. Some inputs are triggered on rising edges only; some are triggered on both edges. Separate rising and falling interrupt bits are provided for the JD1 and JD2 signals. The interrupt register fields for IRQ1 are described in Table 4-105. The interrupt register fields for IRQ2 are described in Table 4-106. The interrupt flags can be polled at any time or in response to the interrupt request output being signaled via the IRQ pin or a GPIO pin.

All interrupts are edge triggered, as noted above. Many are triggered on both the rising and falling edges and, therefore, the interrupt bits cannot indicate which edge has been detected. The raw status fields described in Table 4-105 and Table 4-106 indicate the current value of the corresponding inputs to the interrupt controller. Note that the raw status bits associated with IRQ1 and IRQ2 provide the same information. The status of any GPIO (or DSP GPIO) inputs can also be read using the GPIO (or DSP GPIO) control fields, as described in Table 4-99 and Table 4-41.

Individual mask bits can enable or disable different functions from the interrupt controller. The mask bits are described in Table 4-105 (for IRQ1) and Table 4-106 (for IRQ2). Note that a masked interrupt input does not assert the corresponding interrupt register field and does not cause the associated interrupt request output to be asserted.

The interrupt request outputs represent the logical OR of the associated interrupt registers. IRQ1 is derived from the x_EINT1 registers; IRQ2 is derived from the x_EINT2 registers. The interrupt register fields are latching fields and, once they are set, they are not reset until a 1 is written to the respective bits. The interrupt request outputs are not reset until each of the associated interrupts has been reset.

A debounce circuit can be enabled on any GPIO input, to avoid false event triggers. This is enabled on each pin using the fields described in Table 4-99. The GPIO debounce circuit uses the 32-kHz clock, which must be enabled whenever the GPIO debounce function is required.

The IRQ outputs can be globally masked using the IM_IRQ1 and IM_IRQ2 bits. When not masked, the IRQ status can be read from IRQ1 STS and IRQ2 STS for the respective IRQ outputs.



The IRQ1 output is provided externally on the IRQ pin. Under default conditions, this output is active low. The polarity can be inverted using IRQ_POL. The IRQ output can be either CMOS driven or open drain; this is selected using the IRQ_OP_CFG bit. The IRQ output is referenced to the DBVDD1 power domain.

The IRQ2 status can be used to trigger DSP firmware execution; see Section 4.4. This allows the DSP firmware execution to be linked to external events (e.g., jack detection, or GPIO input), or to any of the status conditions flagged by the interrupt registers.

The IRQ1 and IRQ2 signals may be output on a GPIO pin; see Section 4.15.

The CS47L90 interrupt controller circuit is shown in Fig. 4-62. (Note that not all interrupt inputs are shown.) The control fields associated with IRQ1 and IRQ2 are described in Table 4-105 and Table 4-106 respectively. The global interrupt mask bits, status bits, and output configuration fields are described Table 4-107.

Note that, under default register conditions, the boot done status is the only unmasked interrupt source; a falling edge on the IRQ pin indicates completion of the boot sequence.




Figure 4-62. Interrupt Controller



The IRQ1 interrupt, mask, and status control registers are described in Table 4-105.

Table 4-105. Interrupt 1 Control Registers

Register Address	Bit	Label	Default	Description
R6144 (0x1800)	15	DSP_SHARED_WR_COLL_EINT1	0	DSP Shared Memory Collision Interrupt (Rising edge triggered)
IRQ1_Status_1				Note: Cleared when a 1 is written.
	12	CTRLIF_ERR_EINT1	0	Control Interface Error Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	9	SYSCLK_FAIL_EINT1	0	SYSCLK Fail Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	7	BOOT_DONE_EINT1	0	Boot Done Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
R6145 (0x1801)	15	FLL_AO_REF_LOST_EINT1	0	FLL_AO Reference Lost Interrupt (Rising edge triggered)
IRQ1_Status_2				Note: Cleared when a 1 is written.
	14	DSPCLK_ERR_EINT1	0	DSPCLK Error Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	13	ASYNCCLK_ERR_EINT1		ASYNCCLK Error Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	12	SYSCLK_ERR_EINT1	0	SYSCLK Error Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	11	FLL_AO_LOCK_EINT1	0	FLL_AO Lock Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	9	FLL2_LOCK_EINT1	0	FLL2 Lock Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	8	FLL1_LOCK_EINT1	0	FLL1 Lock Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
R6149 (0x1805)	9	MICDET2_EINT1	0	Mic/Accessory Detect 2 Interrupt (Detection event triggered)
IRQ1_Status_6				Note: Cleared when a 1 is written.
	8	MICDET1_EINT1	0	Mic/Accessory Detect 1 Interrupt (Detection event triggered)
				Note: Cleared when a 1 is written.
	0	HPDET_EINT1	0	Headphone Detect Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
R6150 (0x1806)	5	MICD_CLAMP_FALL_EINT1	0	MICDET Clamp Interrupt (Falling edge triggered)
IRQ1_Status_7				Note: Cleared when a 1 is written.
	4	MICD_CLAMP_RISE_EINT1	0	MICDET Clamp Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	3	JD2_FALL_EINT1	0	JD2 Interrupt (Falling edge triggered)
				Note: Cleared when a 1 is written.
	2	JD2_RISE_EINT1	0	JD2 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	1	JD1_FALL_EINT1	0	JD1 Interrupt (Falling edge triggered)
				Note: Cleared when a 1 is written.
	0	JD1_RISE_EINT1	0	JD1 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.



Table 4-105. Interrupt 1 Control Registers (Cont.)

Register Address	Bit	Label	Default	Description
R6152 (0x1808)	11	ASRC2_IN2_LOCK_EINT1	0	ASRC2 IN2 Lock Interrupt (Rising and falling edge triggered)
IRQ1_Status_9				Note: Cleared when a 1 is written.
	10	ASRC2_IN1_LOCK_EINT1	0	ASRC2 IN1 Lock Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	9	ASRC1_IN2_LOCK_EINT1	0	ASRC1 IN2 Lock Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	8	ASRC1_IN1_LOCK_EINT1	0	ASRC1 IN1 Lock Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	2	INPUTS_SIG_DET_EINT1	0	Input Path Signal-Detect Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	1	DRC2_SIG_DET_EINT1	0	DRC2 Signal-Detect Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	0	DRC1_SIG_DET_EINT1	0	DRC1 Signal-Detect Interrupt (Rising and falling edge triggered)
D0454 (0. 4004)				Note: Cleared when a 1 is written.
R6154 (0x180A)	15	DSP_IRQ16_EINT1	0	DSP IRQ16 Interrupt (Rising edge triggered)
IRQ1_Status_11	4.4	DOD IDO45 FINITA		Note: Cleared when a 1 is written.
	14	DSP_IRQ15_EINT1	0	DSP IRQ15 Interrupt (Rising edge triggered)
	40	DOD IDO44 FINITA		Note: Cleared when a 1 is written.
	13	DSP_IRQ14_EINT1	0	DSP IRQ14 Interrupt (Rising edge triggered)
	40	DOD IDO40 FINITA		Note: Cleared when a 1 is written.
	12	DSP_IRQ13_EINT1	0	DSP IRQ13 Interrupt (Rising edge triggered)
	44	DOD IDO40 FINITA		Note: Cleared when a 1 is written.
	11	DSP_IRQ12_EINT1	0	DSP IRQ12 Interrupt (Rising edge triggered)
	40	DOD IDOM FINITA		Note: Cleared when a 1 is written.
	10	DSP_IRQ11_EINT1	0	DSP IRQ11 Interrupt (Rising edge triggered) Note: Cleared when a 1 is written.
	9	DSP_IRQ10_EINT1	0	DSP IRQ10 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	8	DSP_IRQ9_EINT1	0	DSP IRQ9 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	7	DSP_IRQ8_EINT1	0	DSP IRQ8 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	6	DSP_IRQ7_EINT1	0	DSP IRQ7 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	5	DSP_IRQ6_EINT1	0	DSP IRQ6 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	4	DSP_IRQ5_EINT1	0	DSP IRQ5 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	3	DSP_IRQ4_EINT1	0	DSP IRQ4 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	2	DSP_IRQ3_EINT1	0	DSP IRQ3 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	1	DSP_IRQ2_EINT1	0	DSP IRQ2 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	0	DSP_IRQ1_EINT1	0	DSP IRQ1 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.



Table 4-105. Interrupt 1 Control Registers (Cont.)

Register Address	Bit	Label	Default	Description
R6155 (0x180B)	5	HP3R_SC_EINT1	0	HPOUT3R Short Circuit Interrupt (Rising edge triggered)
IRQ1_Status_12				Note: Cleared when a 1 is written.
	4	HP3L_SC_EINT1	0	HPOUT3L Short Circuit Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	3	HP2R_SC_EINT1	0	HPOUT2R Short Circuit Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	2	HP2L_SC_EINT1	0	HPOUT2L Short Circuit Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	1	HP1R_SC_EINT1	0	HPOUT1R Short Circuit Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	0	HP1L_SC_EINT1	0	HPOUT1L Short Circuit Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
R6156 (0x180C)	5	HP3R_ENABLE_DONE_EINT1	0	HPOUT3R Enable Interrupt (Rising edge triggered)
IRQ1_Status_13				Note: Cleared when a 1 is written.
	4	HP3L_ENABLE_DONE_EINT1	0	HPOUT3L Enable Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	3	HP2R_ENABLE_DONE_EINT1	0	HPOUT2R Enable Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	2	HP2L_ENABLE_DONE_EINT1	0	HPOUT2L Enable Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	1	HP1R_ENABLE_DONE_EINT1	0	HPOUT1R Enable Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	0	HP1L_ENABLE_DONE_EINT1	0	HPOUT1L Enable Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
R6157 (0x180D)	5	HP3R_DISABLE_DONE_EINT1	0	HPOUT3R Disable Interrupt (Rising edge triggered)
IRQ1_Status_14				Note: Cleared when a 1 is written.
	4	HP3L_DISABLE_DONE_EINT1	0	HPOUT3L Disable Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	3	HP2R_DISABLE_DONE_EINT1	0	HPOUT2R Disable Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	2	HP2L_DISABLE_DONE_EINT1	0	HPOUT2L Disable Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	1	HP1R_DISABLE_DONE_EINT1	0	HPOUT1R Disable Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	0	HP1L_DISABLE_DONE_EINT1	0	HPOUT1L Disable Interrupt (Rising edge triggered)
			1	Note: Cleared when a 1 is written.



Register Address	Bit	Label	Default	Description
R6160 (0x1810)	15	GP16_EINT1	0	GPIO16 Interrupt (Rising and falling edge triggered)
IRQ1_Status_17				Note: Cleared when a 1 is written.
	14	GP15_EINT1	0	GPIO15 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	13	GP14_EINT1	0	GPIO14 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	12	GP13_EINT1	0	GPIO13 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	11	GP12_EINT1	0	GPIO12 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	10	GP11_EINT1	0	GPIO11 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	9	GP10_EINT1	0	GPIO10 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	8	GP9_EINT1	0	GPIO9 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	7	GP8_EINT1	0	GPIO8 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	6	GP7_EINT1	0	GPIO7 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	5	GP6_EINT1	0	GPIO6 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	4	GP5_EINT1	0	GPIO5 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	3	GP4_EINT1	0	GPIO4 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	2	GP3_EINT1	0	GPIO3 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	1	GP2_EINT1	0	GPIO2 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	0	GP1_EINT1	0	GPIO1 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.



Register Address	Bit	Label	Default	Description
R6161 (0x1811)	15	GP32_EINT1	0	GPIO32 Interrupt (Rising and falling edge triggered)
IRQ1_Status_18		_		Note: Cleared when a 1 is written.
	14	GP31_EINT1	0	GPIO31 Interrupt (Rising and falling edge triggered)
		_		Note: Cleared when a 1 is written.
	13	GP30_EINT1	0	GPIO30 Interrupt (Rising and falling edge triggered)
		_		Note: Cleared when a 1 is written.
	12	GP29_EINT1	0	GPIO29 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	11	GP28_EINT1	0	GPIO28 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	10	GP27_EINT1	0	GPIO27 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	9	GP26_EINT1	0	GPIO26 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	8	GP25_EINT1	0	GPIO25 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	7	GP24_EINT1	0	GPIO24 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	6	GP23_EINT1	0	GPIO23 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	5	GP22_EINT1	0	GPIO22 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	4	GP21_EINT1	0	GPIO21 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	3	GP20_EINT1	0	GPIO20 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	2	GP19_EINT1	0	GPIO19 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	1	GP18_EINT1	0	GPIO18 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	0	GP17_EINT1	0	GPIO17 Interrupt (Rising and falling edge triggered)
			_	Note: Cleared when a 1 is written.
R6162 (0x1812)	5	GP38_EINT1	0	GPIO38 Interrupt (Rising and falling edge triggered)
IRQ1_Status_19				Note: Cleared when a 1 is written.
	4	GP37_EINT1	0	GPIO37 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	3	GP36_EINT1	0	GPIO36 Interrupt (Rising and falling edge triggered)
		ODOS FINITA		Note: Cleared when a 1 is written.
	2	GP35_EINT1	0	GPIO35 Interrupt (Rising and falling edge triggered)
		OD24 FINT4		Note: Cleared when a 1 is written.
	1	GP34_EINT1	0	GPIO34 Interrupt (Rising and falling edge triggered)
		OD22 FINT4		Note: Cleared when a 1 is written.
	0	GP33_EINT1	0	GPIO33 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.



Register Address	Bit	Label	Default	Description
R6164 (0x1814)	7	TIMER8_EINT1	0	Timer 8 Interrupt (Rising edge triggered)
IRQ1_Status_21		_		Note: Cleared when a 1 is written.
	6	TIMER7_EINT1	0	Timer 7 Interrupt (Rising edge triggered)
		_		Note: Cleared when a 1 is written.
	5	TIMER6_EINT1	0	Timer 6 Interrupt (Rising edge triggered)
		·-		Note: Cleared when a 1 is written.
	4	TIMER5_EINT1	0	Timer 5 Interrupt (Rising edge triggered)
		·-		Note: Cleared when a 1 is written.
	3	TIMER4_EINT1	0	Timer 4 Interrupt (Rising edge triggered)
	-	····		Note: Cleared when a 1 is written.
	2	TIMER3_EINT1	0	Timer 3 Interrupt (Rising edge triggered)
	_			Note: Cleared when a 1 is written.
	1	TIMER2_EINT1	0	Timer 2 Interrupt (Rising edge triggered)
	•			Note: Cleared when a 1 is written.
	0	TIMER1_EINT1	0	Timer 1 Interrupt (Rising edge triggered)
	Ü	TIME TO LETTER TO THE TOTAL TOT		Note: Cleared when a 1 is written.
R6165 (0x1815)	7	EVENT8_NOT_EMPTY_EINT1	0	Event Log 8 FIFO Not Empty Interrupt (Rising edge triggered)
IRQ1_Status_22	'	Everyo_ivor_emi rr_emirr		Note: Cleared when a 1 is written.
111001_010100_22	6	EVENT7_NOT_EMPTY_EINT1	0	Event Log 7 FIFO Not Empty Interrupt (Rising edge triggered)
	U	EVENTY_NOT_EMITTY_EMITTY		Note: Cleared when a 1 is written.
-	5	EVENT6_NOT_EMPTY_EINT1	0	Event Log 6 FIFO Not Empty Interrupt (Rising edge triggered)
	3	EVENTO_NOT_EMITT_EMITT		Note: Cleared when a 1 is written.
-	4	EVENT5_NOT_EMPTY_EINT1	0	Event Log 5 FIFO Not Empty Interrupt (Rising edge triggered)
		EVENTS_NOT_EMITT_EMITT		Note: Cleared when a 1 is written.
-	3	EVENT4_NOT_EMPTY_EINT1	0	Event Log 4 FIFO Not Empty Interrupt (Rising edge triggered)
	3	LVLIVI4_NOT_EMPTI_EINTT	0	Note: Cleared when a 1 is written.
-	2	EVENT3_NOT_EMPTY_EINT1	0	Event Log 3 FIFO Not Empty Interrupt (Rising edge triggered)
	2	EVENTS_NOT_EMPTT_EINTT		Note: Cleared when a 1 is written.
-	1	EVENT2_NOT_EMPTY_EINT1	0	Event Log 2 FIFO Not Empty Interrupt (Rising edge triggered)
	'	LVLIVIZ_IVOT_LIMITT_LIMIT		Note: Cleared when a 1 is written.
-	0	EVENT1_NOT_EMPTY_EINT1	0	Event Log 1 FIFO Not Empty Interrupt (Rising edge triggered)
	U	EVENTI_NOT_EMPTI_EMIT	0	Note: Cleared when a 1 is written.
R6166 (0x1816)	7	EVENT8 FULL EINT1	0	Event Log 8 FIFO Full Interrupt (Rising edge triggered)
IRQ1_Status_23	'	LVENTO_I OLL_LINI I		Note: Cleared when a 1 is written.
IINQ I_Status_23	6	EVENT7_FULL_EINT1	0	Event Log 7 FIFO Full Interrupt (Rising edge triggered)
	U	LVENTY_1 OLL_ENTY		Note: Cleared when a 1 is written.
-	5	EVENT6 FULL EINT1	0	Event Log 6 FIFO Full Interrupt (Rising edge triggered)
	3	LVENTO_I OLL_EINTI	0	Note: Cleared when a 1 is written.
-	4	EVENT5 FULL EINT1	0	Event Log 5 FIFO Full Interrupt (Rising edge triggered)
	7	LVENTS_TOLE_EINTT	0	Note: Cleared when a 1 is written.
-	3	EVENT4 FULL EINT1	0	Event Log 4 FIFO Full Interrupt (Rising edge triggered)
	3	LVENT4_1 OLL_EINT1	0	Note: Cleared when a 1 is written.
-	2	EVENT3_FULL_EINT1	0	Event Log 3 FIFO Full Interrupt (Rising edge triggered)
	2	LVLINI3_FULL_EIINII		Note: Cleared when a 1 is written.
	1	EVENT2_FULL_EINT1	0	
	1	EVENIZ_FULL_EINII		Event Log 2 FIFO Full Interrupt (Rising edge triggered)
	0	EVENT1_FULL_EINT1	1	Note: Cleared when a 1 is written.
	U	EVENTI_FULL_EINTT	0	Event Log 1 FIFO Full Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.



Register Address	Bit	Label	Default	Description
R6167 (0x1817)	7	EVENT8_WMARK_EINT1	0	Event Log 8 FIFO Watermark Interrupt (Rising edge triggered)
IRQ1_Status_24				Note: Cleared when a 1 is written.
	6	EVENT7_WMARK_EINT1	0	Event Log 7 FIFO Watermark Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	5	EVENT6_WMARK_EINT1	0	Event Log 6 FIFO Watermark Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	4	EVENT5_WMARK_EINT1	0	Event Log 5 FIFO Watermark Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	3	EVENT4_WMARK_EINT1	0	Event Log 4 FIFO Watermark Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	2	EVENT3_WMARK_EINT1	0	Event Log 3 FIFO Watermark Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	1	EVENT2_WMARK_EINT1	0	Event Log 2 FIFO Watermark Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	0	EVENT1_WMARK_EINT1	0	Event Log 1 FIFO Watermark Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
R6168 (0x1818)	6	DSP7_DMA_EINT1	0	DSP7 DMA Interrupt (Rising edge triggered)
IRQ1_Status_25				Note: Cleared when a 1 is written.
	5	DSP6_DMA_EINT1	00	DSP6 DMA Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	4	DSP5_DMA_EINT1	00	DSP5 DMA Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	3	DSP4_DMA_EINT1	00	DSP4 DMA Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	2	DSP3_DMA_EINT1	00	DSP3 DMA Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	1	DSP2_DMA_EINT1	00	DSP2 DMA Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	0	DSP1_DMA_EINT1	00	DSP1 DMA Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
R6170 (0x181A)	6	DSP7_START1_EINT1	0	DSP7 Start 1 Interrupt (Rising edge triggered)
IRQ1_Status_27				Note: Cleared when a 1 is written.
	5	DSP6_START1_EINT1	0	DSP6 Start 1 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	4	DSP5_START1_EINT1	0	DSP5 Start 1 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	3	DSP4_START1_EINT1	0	DSP4 Start 1 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	2	DSP3_START1_EINT1	0	DSP3 Start 1 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	1	DSP2_START1_EINT1	0	DSP2 Start 1 Interrupt (Rising edge triggered)
			_	Note: Cleared when a 1 is written.
	0	DSP1_START1_EINT1	0	DSP1 Start 1 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.



R6171 (0x1816) 6	Register Address	Bit	Label	Default	Description
			DSP7 START2 EINT1		
	` '				1 1 = = = :
Note: Cleared when a 1 is written.		5	DSP6 START2 EINT1	0	
4 DSP5_START2_EINT1			_		,
Note: Cleared when a 1 is written.		4	DSP5 START2 EINT1	0	
3			_		, , , , ,
Note: Cleared when a 1 is written.		3	DSP4_START2_FINT1	0	
2		-			1 1 = = = :
Note: Cleared when a 1 is written.		2	DSP3_START2_FINT1	0	
1		_			
Note: Cleared when a 1 is written.		1	DSP2_START2_FINT1	0	
0		•			, , , , ,
Note: Cleared when a 1 is written.		0	DSP1_START2_FINT1	0	
R6173 (0x181D) 6 DSP7_BUSY_EINT1		Ū			1 1 = = = :
Note: Cleared when a 1 is written.	R6173 (0v181D)	6	DSP7 BUSY FINT1	0	
5	` '	Ü	BOI 7_BOO1_E		, , , , , ,
Note: Cleared when a 1 is written.	111011111111111111111111111111111111111	5	DSP6 BUSY FINT1	0	
4		J	BOI 0_BOOT_ENVIT		, , , , , , ,
Note: Cleared when a 1 is written.		1	DSP5 BUSY FINT1	0	
3 DSP4_BUSY_EINT1			DSI 3_B031_EIIV11		
Note: Cleared when a 1 is written.		3	DSD4 BUSY FINIT1	0	
2		3	DSF4_BOST_EINTT		
Note: Cleared when a 1 is written.		2	DOD2 DUCY FINITA	0	
1 DSP2_BUSY_EINT1		2	DSF3_BOS1_EINT1	0	, , , , , , ,
Note: Cleared when a 1 is written.		- 1	DODO DUCY FINITA		
0		1	DSP2_BUSY_EINTT	0	
Note: Cleared when a 1 is written.			DODA BLICV FINITA	-	
R6174 (0x181E) RQ1_Status_31		U	DSF I_BOS I_EINT I	0	
IRQ1_Status_31 MIF2_DONE_EINT1	D0474 (0:404E)		MIES DONE FINITA		
1 MIF2_DONE_EINT1 0 MIF2 Done Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 0 MIF1_DONE_EINT1 0 MIF1 Done Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. R6175 (0x181F) 2 MIF3_BLOCK_EINT1 0 MIF3 Block Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 1 MIF2_BLOCK_EINT1 0 MIF2_Block Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 0 MIF1_BLOCK_EINT1 0 MIF1_Block Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 0 MIF1_BLOCK_EINT1 0 DSP7_BUS_ERR_EINT1 (Rising edge triggered) Note: Cleared when a 1 is written. R6176 (0x1820) IRQ1_Status_33 5 DSP6_BUS_ERR_EINT1 0 DSP6_BUS_ERR_INT1 (Rising edge triggered) Note: Cleared when a 1 is written. 4 DSP5_BUS_ERR_EINT1 0 DSP6_BUS_ERR_INT1 (Rising edge triggered) Note: Cleared when a 1 is written. 5 DSP6_BUS_ERR_EINT1 0 DSP6_BUS_ERR_INTI (Rising edge triggered) Note: Cleared when a 1 is written. 2 DSP3_BUS_ERR_EINT1 0 DSP4_BUS_ERR_INTI (Rising edge triggered) Note: Cleared when a 1 is written. 2 DSP3_BUS_ERR_EINT1 0 DSP4_BUS_ERR_INTI (Rising edge triggered) Note: Cleared when a 1 is written. 2 DSP3_BUS_ERR_EINT1 0 DSP4_BUS_ERR_INTI (Rising edge triggered) Note: Cleared when a 1 is written. 1 DSP2_BUS_ERR_EINT1 0 DSP3_BUS_ERR_INTI (Rising edge triggered) Note: Cleared when a 1 is written. 0 DSP4_BUS_ERR_INTI (Rising edge triggered) Note: Cleared when a 1 is written. 0 DSP4_BUS_ERR_EINT1 (Rising edge triggered) Note: Cleared when a 1 is written.	, ,	2	MIF3_DONE_EINT1	0	
Note: Cleared when a 1 is written.	IRQ1_Status_31		MES BONE EINEA		
0 MIF1_DONE_EINT1 0 MIF1 Done Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. R6175 (0x181F) 2 MIF3_BLOCK_EINT1 0 MIF3 Block Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 1 MIF2_BLOCK_EINT1 0 MIF2_Block Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 0 MIF1_BLOCK_EINT1 0 MIF1_Block Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 0 MIF1_BLOCK_EINT1 0 DSP7_BUS_ERR_EINT1 0 DSP7_BUS_ERR_EINT1 0 DSP7_BUS_ERR_EINT1 0 DSP6_BUS_ERR_EINT1 0 DSP6_BUS_ERR_EINT1 0 DSP6_BUS_ERR_EINT1 0 DSP6_BUS_ERR_EINT1 0 DSP6_BUS_ERR_EINT1 0 DSP5_BUS_ERR_EINT1 0 DSP5_BUS_ERR_EINT1 0 DSP5_BUS_ERR_EINT1 0 DSP6_BUS_ERR_EINT1 EINTERTUPT (Rising edge triggered) Note: Cleared when a 1 is written.		1	MIF2_DONE_EINT1	0	
Note: Cleared when a 1 is written. R6175 (0x181F) IRQ1_Status_32 MIF3_BLOCK_EINT1			ME4 BONE FINITA		
R6175 (0x181F) IRQ1_Status_32 MIF3_BLOCK_EINT1		U	MIF1_DONE_EIN11	0	
Note: Cleared when a 1 is written.	D0475 (0. 4045)		MIEG DI GOIX EINITA		
1 MIF2_BLOCK_EINT1 0 MIF2 Block Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 0 MIF1_BLOCK_EINT1 0 MIF1 Block Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 86176 (0x1820) RR01_Status_33 0 DSP6_BUS_ERR_EINT1 0 DSP7 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 5 DSP6_BUS_ERR_EINT1 0 DSP6 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 4 DSP5_BUS_ERR_EINT1 0 DSP5 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 3 DSP4_BUS_ERR_EINT1 0 DSP4 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 2 DSP3_BUS_ERR_EINT1 0 DSP4 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 1 DSP2_BUS_ERR_EINT1 0 DSP3 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 0 DSP4_BUS_ERR_EINT1 0 DSP4_Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 1 DSP2_BUS_ERR_EINT1 0 DSP4_Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 0 DSP4_BUS_ERR_EINT1 0 DSP4_Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written.		2	MIF3_BLOCK_EINT1	0	
Note: Cleared when a 1 is written. Note: Cleared when a 1 is written.	IRQ1_Status_32				
0 MIF1_BLOCK_EINT1 0 MIF1 Block Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. R6176 (0x1820) IRQ1_Status_33 6 DSP7_BUS_ERR_EINT1 0 DSP7 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 5 DSP6_BUS_ERR_EINT1 0 DSP6 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 4 DSP5_BUS_ERR_EINT1 0 DSP5 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 3 DSP4_BUS_ERR_EINT1 0 DSP4 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 2 DSP3_BUS_ERR_EINT1 0 DSP3 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 1 DSP2_BUS_ERR_EINT1 0 DSP3 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 0 DSP1_BUS_ERR_EINT1 0 DSP2 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 0 DSP1_BUS_ERR_EINT1 0 DSP1 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written.		1	MIF2_BLOCK_EIN11	0	
Note: Cleared when a 1 is written.					
R6176 (0x1820) 6 DSP7_BUS_ERR_EINT1 0 DSP7 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 5 DSP6_BUS_ERR_EINT1 0 DSP6 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 4 DSP5_BUS_ERR_EINT1 0 DSP5 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 3 DSP4_BUS_ERR_EINT1 0 DSP4 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 5 DSP4_BUS_ERR_EINT1 0 DSP4 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 6 DSP3_BUS_ERR_EINT1 0 DSP3 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 6 DSP2_BUS_ERR_EINT1 0 DSP2 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 7 DSP2_BUS_ERR_EINT1 0 DSP1 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 8 DSP4_BUS_ERR_EINT1 0 DSP1_BUS_ERR_EINT1 OSP1_BUS_ERR_EINT1 OSP1_BUS_ERR_EINT		0	MIF1_BLOCK_EINT1	0	
IRQ1_Status_33 DSP6_BUS_ERR_EINT1 DSP6_Bus_Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written.					
5 DSP6_BUS_ERR_EINT1 0 DSP6 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 4 DSP5_BUS_ERR_EINT1 0 DSP5 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 3 DSP4_BUS_ERR_EINT1 0 DSP4 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 2 DSP3_BUS_ERR_EINT1 0 DSP3 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 1 DSP2_BUS_ERR_EINT1 0 DSP2 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 0 DSP1_BUS_ERR_EINT1 0 DSP1 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written.	` ,	6	DSP7_BUS_ERR_EINT1	0	, , , , , ,
Note: Cleared when a 1 is written. 4 DSP5_BUS_ERR_EINT1	IRQ1_Status_33				
4 DSP5_BUS_ERR_EINT1 0 DSP5 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 3 DSP4_BUS_ERR_EINT1 0 DSP4 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 2 DSP3_BUS_ERR_EINT1 0 DSP3 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 1 DSP2_BUS_ERR_EINT1 0 DSP2 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 0 DSP1_BUS_ERR_EINT1 0 DSP1 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written.		5	DSP6_BUS_ERR_EINT1	0	, , , , , ,
Note: Cleared when a 1 is written. 3 DSP4_BUS_ERR_EINT1					
3 DSP4_BUS_ERR_EINT1 0 DSP4 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 2 DSP3_BUS_ERR_EINT1 0 DSP3 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 1 DSP2_BUS_ERR_EINT1 0 DSP2 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 0 DSP1_BUS_ERR_EINT1 0 DSP1 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written.		4	DSP5_BUS_ERR_EINT1	0	,
Note: Cleared when a 1 is written. 2 DSP3_BUS_ERR_EINT1					
2 DSP3_BUS_ERR_EINT1 0 DSP3 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 1 DSP2_BUS_ERR_EINT1 0 DSP2 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 0 DSP1_BUS_ERR_EINT1 0 DSP1 Bus Error Interrupt (Rising edge triggered)		3	DSP4_BUS_ERR_EINT1	0	1 1 = = = 1
Note: Cleared when a 1 is written. 1 DSP2_BUS_ERR_EINT1					
1 DSP2_BUS_ERR_EINT1 0 DSP2 Bus Error Interrupt (Rising edge triggered) Note: Cleared when a 1 is written. 0 DSP1_BUS_ERR_EINT1 0 DSP1 Bus Error Interrupt (Rising edge triggered)		2	DSP3_BUS_ERR_EINT1	0	, , , , , ,
Note: Cleared when a 1 is written. O DSP1_BUS_ERR_EINT1					
0 DSP1_BUS_ERR_EINT1 0 DSP1 Bus Error Interrupt (Rising edge triggered)		1	DSP2_BUS_ERR_EINT1	0	, , , , , ,
Note: Cleared when a 1 is written.		0	DSP1_BUS_ERR_EINT1	0	
					Note: Cleared when a 1 is written.



Register Address	Bit	Label	Default	Description
R6208 (0x1840)		IM_*	See	For each x_EINT1 interrupt bit in R6144 to R6176, a
to			Footnote ¹	corresponding mask bit (IM_*) is provided in R6208 to R6240.
R6239 (0x185F)				The mask bits are coded as follows:
				0 = Do not mask interrupt
				1 = Mask interrupt
R6272 (0x1880)	12	CTRLIF_ERR_STS1	0	Control Interface Error Status
IRQ1_Raw_				0 = Normal
Status_1				1 = Control Interface Error
	7	BOOT_DONE_STS1	0	Boot Status
				0 = Busy (boot sequence in progress)
				1 = Idle (boot sequence completed)
				Control register writes should not be attempted until Boot Sequence has completed.
R6273 (0x1881)	15	FLL_AO_REF_LOST_STS1	0	FLL_AO Reference Lost Status
IRQ1_Raw_				0 = Normal
Status_2				1 = Reference Lost
	14	DSPCLK_ERR_STS1	0	DSPCLK Error Interrupt Status
				0 = Normal
				1 = Insufficient DSPCLK cycles for one or more of the requested DSPn clock frequencies
	13	ASYNCCLK_ERR_STS1	0	ASYNCCLK Error Interrupt Status
				0 = Normal
				1 = Insufficient ASYNCCLK cycles for the requested signal path functionality
	12	SYSCLK_ERR_STS1	0	SYSCLK Error Interrupt Status
				0 = Normal
				1 = Insufficient SYSCLK cycles for the requested signal path functionality
	11	FLL_AO_LOCK_STS1	0	FLL_AO Lock Status
				0 = Not locked
				1 = Locked
	9	FLL2_LOCK_STS1	0	FLL2 Lock Status
				0 = Not locked
				1 = Locked
	8	FLL1_LOCK_STS1	0	FLL1 Lock Status
				0 = Not locked
				1 = Locked
R6278 (0x1886)	4	MICD_CLAMP_STS1	0	MICDET Clamp status
IRQ1_Raw_ Status 7				0 = Clamp not active
Jalus_/		IDO OTO4		1 = Clamp active
	2	JD2_STS1	0	JACKDET2 input status
				0 = Jack not detected
				1 = Jack is detected
		ID4 CTC4		(Assumes the JACKDET2 pin is pulled low on jack insertion.)
	0	JD1_STS1	0	JACKDET1 input status
				0 = Jack not detected
				1 = Jack is detected
				(Assumes the JACKDET1 pin is pulled low on jack insertion.)



Register Address	Bit	Label	Default	Description
R6280 (0x1888)	11	ASRC2_IN2_LOCK_STS1	0	ASRC2 IN2 Lock Status
IRQ1_Raw_				0 = Not locked
Status_9				1 = Locked
	10	ASRC2_IN1_LOCK_STS1	0	ASRC2 IN1 Lock Status
				0 = Not locked
				1 = Locked
	9	ASRC1_IN2_LOCK_STS1	0	ASRC1 IN2 Lock Status
				0 = Not locked
				1 = Locked
	8	ASRC1_IN1_LOCK_STS1	0	ASRC1 IN1 Lock Status
				0 = Not locked
				1 = Locked
	2	INPUTS_SIG_DET_STS1	0	Input Path Signal-Detect Status
				0 = Normal
				1 = Signal detected
	1	DRC2_SIG_DET_STS1	0	DRC2 Signal-Detect Status
				0 = Normal
				1 = Signal detected
	0	DRC1_SIG_DET_STS1	0	DRC1 Signal-Detect Status
				0 = Normal
				1 = Signal detected
R6283 (0x188B)	5	HP3R_SC_STS1	0	HPOUT3R Short Circuit Status
IRQ1_Raw_				0 = Normal
Status_12				1 = Short Circuit detected
	4	HP3L_SC_STS1	0	HPOUT3L Short Circuit Status
				0 = Normal
				1 = Short Circuit detected
	3	HP2R_SC_STS1	0	HPOUT2R Short Circuit Status
				0 = Normal
				1 = Short Circuit detected
	2	HP2L_SC_STS1	0	HPOUT2L Short Circuit Status
				0 = Normal
				1 = Short Circuit detected
	1	HP1R_SC_STS1	0	HPOUT1R Short Circuit Status
				0 = Normal
				1 = Short Circuit detected
	0	HP1L_SC_STS1	0	HPOUT1L Short Circuit Status
				0 = Normal
				1 = Short Circuit detected



Register Address	Bit	Label	Default	Description
R6284 (0x188C)	5	HP3R_ENABLE_DONE_STS1	0	HPOUT3R Enable Status
IRQ1_Raw_				0 = Busy (sequence in progress)
Status_13				1 = Idle (sequence completed)
	4	HP3L_ENABLE_DONE_STS1	0	HPOUT3L Enable Status
				0 = Busy (sequence in progress)
				1 = Idle (sequence completed)
	3	HP2R_ENABLE_DONE_STS1	0	HPOUT2R Enable Status
				0 = Busy (sequence in progress)
				1 = Idle (sequence completed)
	2	HP2L_ENABLE_DONE_STS1	0	HPOUT2L Enable Status
				0 = Busy (sequence in progress)
				1 = Idle (sequence completed)
	1	HP1R_ENABLE_DONE_STS1	0	HPOUT1R Enable Status
				0 = Busy (sequence in progress)
				1 = Idle (sequence completed)
	0	HP1L_ENABLE_DONE_STS1	0	HPOUT1L Enable Status
				0 = Busy (sequence in progress)
				1 = Idle (sequence completed)
R6285 (0x188D)	5	HP3R_DISABLE_DONE_STS1	0	HPOUT3R Disable Status
IRQ1_Raw_				0 = Busy (sequence in progress)
Status_14				1 = Idle (sequence completed)
	4	HP3L_DISABLE_DONE_STS1	0	HPOUT3L Disable Status
				0 = Busy (sequence in progress)
				1 = Idle (sequence completed)
	3	HP2R_DISABLE_DONE_STS1	0	HPOUT2R Disable Status
				0 = Busy (sequence in progress)
				1 = Idle (sequence completed)
	2	HP2L_DISABLE_DONE_STS1	0	HPOUT2L Disable Status
				0 = Busy (sequence in progress)
				1 = Idle (sequence completed)
	1	HP1R_DISABLE_DONE_STS1	0	HPOUT1R Disable Status
				0 = Busy (sequence in progress)
				1 = Idle (sequence completed)
	0	HP1L_DISABLE_DONE_STS1	0	HPOUT1L Disable Status
				0 = Busy (sequence in progress)
				1 = Idle (sequence completed)
R6288 (0x1890)	15	GP16_STS1	0	GPIOn Input status. Reads back the logic level of GPIOn.
IRQ1_Raw_	14	GP15_STS1	0	Only valid for pins configured as GPIO input (does not include
Status_17	13	GP14_STS1	0	DSPGPIO inputs).
	12	GP13_STS1	0	
	11	GP12_STS1	0	
	10	GP11_STS1	0	
	9	GP10_STS1	0	
	8	GP9_STS1	0	
	7	GP8_STS1	0	
	6	GP7_STS1	0	
	5	GP6_STS1	0	
	4	GP5_STS1	0	
	3	GP4_STS1	0	
	2	GP3_STS1	0	
	1	GP2_STS1	0	
	0	GP1_STS1	0	



Register Address	Bit	Label	Default	Description
R6289 (0x1891)	15	GP32_STS1	0	GPIOn Input status. Reads back the logic level of GPIOn.
IRQ1_Raw_	14	GP31_STS1	0	Only valid for pins configured as GPIO input (does not include
Status_18	13	GP30_STS1	0	DSPGPIO inputs).
	12	GP29_STS1	0	1
	11	GP28_STS1	0	1
	10	GP27_STS1	0	1
	9	GP26_STS1	0	1
	8	GP25_STS1	0	1
	7	GP24_STS1	0	1
	6	GP23_STS1	0	1
	5	GP22_STS1	0	1
	4	GP21_STS1	0	1
	3	GP20_STS1	0	1
	2	GP19_STS1	0	†
	1	GP18_STS1	0	1
	0	GP17_STS1	0	†
R6290 (0x1892)	5	GP38_STS1	0	GPIOn Input status. Reads back the logic level of GPIOn.
IRQ1_Raw_	4	GP37_STS1	0	Only valid for pins configured as GPIO input (does not include
Status_19	3	GP36_STS1	0	DSPGPIO inputs).
	2	GP35_STS1	0	1
	1	GP34_STS1	0	†
	0	GP33_STS1	0	†
R6293 (0x1895)	7	EVENT8_NOT_EMPTY_STS1	0	Event Log <i>n</i> FIFO Not-Empty status
IRQ1_Raw_	6	EVENT7_NOT_EMPTY_STS1	0	0 = FIFO Empty
Status_22	5	EVENT6_NOT_EMPTY_STS1	0	1 = FIFO Not Empty
	4	EVENT5_NOT_EMPTY_STS1	0	
	3	EVENT4_NOT_EMPTY_STS1	0	†
	2	EVENT3_NOT_EMPTY_STS1	0	1
	1	EVENT2_NOT_EMPTY_STS1	0	+
	0	EVENT1_NOT_EMPTY_STS1	0	†
R6294 (0x1896)	7	EVENT8_FULL_STS1	0	Event Log <i>n</i> FIFO Full status
IRQ1_Raw_	6	EVENT7_FULL_STS1	0	0 = FIFO Not Full
Status_23	5	EVENT6_FULL_STS1	0	1 = FIFO Full
_	4	EVENT5_FULL_STS1	0	1 5
	3	EVENT4_FULL_STS1	0	†
	2	EVENT3 FULL STS1	0	†
	1	EVENT2_FULL_STS1	0	†
	0	EVENT1_FULL_STS1	0	†
R6295 (0x1897)	7	EVENT8 WMARK STS1	0	Event Log n FIFO Watermark status
IRQ1_Raw_	6	EVENT7_WMARK_STS1	0	0 = FIFO Watermark not reached
Status_24	5	EVENT6_WMARK_STS1	0	1 = FIFO Watermark reached
	4	EVENT5_WMARK_STS1	0	1
	3	EVENT4_WMARK_STS1	0	†
	2	EVENT3_WMARK_STS1	0	1
	1	EVENT2_WMARK_STS1	0	1
	0	EVENT1_WMARK_STS1	0	†
R6296 (0x1898)	6	DSP7_DMA_STS1	0	DSPn DMA status
IRQ1_Raw_	5	DSP6_DMA_STS1	0	0 = Normal
Status_25	4	DSP5_DMA_STS1	0	1 = All enabled WDMA buffers filled, and all enabled RDMA
_	3	DSP4_DMA_STS1	0	buffers emptied
	2	DSP3_DMA_STS1	0	· ·
	1	DSP2 DMA STS1	0	-
	0	DSP1_DMA_STS1	0	-
	J	DO: 1_DW/(_O1O1		



Register Address	Bit	Label	Default	Description
R6301 (0x189D)	6	DSP7_BUSY_STS1	0	DSPn Busy status
IRQ1_Raw_	5	DSP6_BUSY_STS1	0	0 = DSP Idle
Status_30	4	DSP5_BUSY_STS1	0	1 = DSP Busy
	3	DSP4_BUSY_STS1	0	
	2	DSP3_BUSY_STS1	0	
	1	DSP2_BUSY_STS1	0	
	0	DSP1_BUSY_STS1	0	

^{1.} The BOOT_DONE_EINT1 interrupt is 0 (unmasked) by default; all other interrupts are 1 (masked) by default.

The IRQ2 interrupt, mask, and status control registers are described in Table 4-106.

Table 4-106. Interrupt 2 Control Registers

Register Address	Bit	Label	Default	Description
R6400 (0x1900)	15	DSP_SHARED_WR_COLL_EINT2	0	DSP Shared Memory Collision Interrupt (Rising edge triggered)
IRQ2_Status_1				Note: Cleared when a 1 is written.
	12	CTRLIF_ERR_EINT2	0	Control Interface Error Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	9	SYSCLK_FAIL_EINT2	0	SYSCLK Fail Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	7	BOOT_DONE_EINT2	0	Boot Done Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
R6401 (0x1901)	15	FLL_AO_REF_LOST_EINT2	0	FLL_AO Reference Lost Interrupt (Rising edge triggered)
IRQ2_Status_2				Note: Cleared when a 1 is written.
	14	DSPCLK_ERR_EINT2	0	DSPCLK Error Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	13	ASYNCCLK_ERR_EINT2	0	ASYNCCLK Error Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	12	SYSCLK_ERR_EINT2	0	SYSCLK Error Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	11	FLL_AO_LOCK_EINT2	0	FLL_AO Lock Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	9	FLL2_LOCK_EINT2	0	FLL2 Lock Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	8	FLL1_LOCK_EINT2	0	FLL1 Lock Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
R6405 (0x1905)	9	MICDET2_EINT2	0	Mic/Accessory Detect 2 Interrupt (Detection event triggered)
IRQ2_Status_6				Note: Cleared when a 1 is written.
	8	MICDET1_EINT2	0	Mic/Accessory Detect 1 Interrupt (Detection event triggered)
				Note: Cleared when a 1 is written.
	0	HPDET_EINT2	0	Headphone Detect Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
R6406 (0x1906)	5	MICD_CLAMP_FALL_EINT2	0	MICDET Clamp Interrupt (Falling edge triggered)
IRQ2_Status_7				Note: Cleared when a 1 is written.
	4	MICD_CLAMP_RISE_EINT2	0	MICDET Clamp Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	3	JD2_FALL_EINT2	0	JD2 Interrupt (Falling edge triggered)
				Note: Cleared when a 1 is written.
	2	JD2_RISE_EINT2	0	JD2 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	1	JD1_FALL_EINT2	0	JD1 Interrupt (Falling edge triggered)
				Note: Cleared when a 1 is written.
	0	JD1_RISE_EINT2	0	JD1 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.



Register Address	Bit	Label	Default	Description
R6408 (0x1908)	11	ASRC2_IN2_LOCK_EINT2	0	ASRC2 IN2 Lock Interrupt (Rising and falling edge triggered)
IRQ2_Status_9				Note: Cleared when a 1 is written.
	10	ASRC2_IN1_LOCK_EINT2	0	ASRC2 IN1 Lock Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	9	ASRC1_IN2_LOCK_EINT2	0	ASRC1 IN2 Lock Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	8	ASRC1_IN1_LOCK_EINT2	0	ASRC1 IN1 Lock Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	2	INPUTS_SIG_DET_EINT2	0	Input Path Signal-Detect Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	1	DRC2_SIG_DET_EINT2	0	DRC2 Signal-Detect Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	0	DRC1_SIG_DET_EINT2	0	DRC1 Signal-Detect Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
R6410 (0x190A)	15	DSP_IRQ16_EINT2	0	DSP IRQ16 Interrupt (Rising edge triggered)
IRQ2_Status_11				Note: Cleared when a 1 is written.
	14	DSP_IRQ15_EINT2	0	DSP IRQ15 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	13	DSP_IRQ14_EINT2	0	DSP IRQ14 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	12	DSP_IRQ13_EINT2	0	DSP IRQ13 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	11	DSP_IRQ12_EINT2	0	DSP IRQ12 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	10	DSP_IRQ11_EINT2	0	DSP IRQ11 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	9	DSP_IRQ10_EINT2	0	DSP IRQ10 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	8	DSP_IRQ9_EINT2	0	DSP IRQ9 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	7	DSP_IRQ8_EINT2	0	DSP IRQ8 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	6	DSP_IRQ7_EINT2	0	DSP IRQ7 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	5	DSP_IRQ6_EINT2	0	DSP IRQ6 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	4	DSP_IRQ5_EINT2	0	DSP IRQ5 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	3	DSP_IRQ4_EINT2	0	DSP IRQ4 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	2	DSP_IRQ3_EINT2	0	DSP IRQ3 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	1	DSP_IRQ2_EINT2	0	DSP IRQ2 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	0	DSP_IRQ1_EINT2	0	DSP IRQ1 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.



Register Address	Bit	Label	Default	Description
R6411 (0x190B)	5	HP3R_SC_EINT2	0	HPOUT3R Short Circuit Interrupt (Rising edge triggered)
IRQ2_Status_12				Note: Cleared when a 1 is written.
	4	HP3L_SC_EINT2	0	HPOUT3L Short Circuit Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	3	HP2R_SC_EINT2	0	HPOUT2R Short Circuit Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	2	HP2L_SC_EINT2	0	HPOUT2L Short Circuit Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	1	HP1R_SC_EINT2	0	HPOUT1R Short Circuit Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	0	HP1L_SC_EINT2	0	HPOUT1L Short Circuit Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
R6412 (0x190C)	5	HP3R_ENABLE_DONE_EINT2	0	HPOUT3R Enable Interrupt (Rising edge triggered)
IRQ2_Status_13				Note: Cleared when a 1 is written.
	4	HP3L_ENABLE_DONE_EINT2	0	HPOUT3L Enable Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	3	HP2R_ENABLE_DONE_EINT2	0	HPOUT2R Enable Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	2	HP2L_ENABLE_DONE_EINT2	0	HPOUT2L Enable Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	1	HP1R_ENABLE_DONE_EINT2	0	HPOUT1R Enable Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	0	HP1L_ENABLE_DONE_EINT2	0	HPOUT1L Enable Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
R6413 (0x190D)	5	HP3R_DISABLE_DONE_EINT2	0	HPOUT3R Disable Interrupt (Rising edge triggered)
IRQ2_Status_14				Note: Cleared when a 1 is written.
	4	HP3L_DISABLE_DONE_EINT2	0	HPOUT3L Disable Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	3	HP2R_DISABLE_DONE_EINT2	0	HPOUT2R Disable Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	2	HP2L_DISABLE_DONE_EINT2	0	HPOUT2L Disable Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	1	HP1R_DISABLE_DONE_EINT2	0	HPOUT1R Disable Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	0	HP1L_DISABLE_DONE_EINT2	0	HPOUT1L Disable Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.



Register Address	Bit	Label	Default	Description
R6416 (0x1910)	15	GP16_EINT2	0	GPIO16 Interrupt (Rising and falling edge triggered)
IRQ2_Status_17				Note: Cleared when a 1 is written.
	14	GP15_EINT2	0	GPIO15 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	13	GP14_EINT2	0	GPIO14 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	12	GP13_EINT2	0	GPIO13 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	11	GP12_EINT2	0	GPIO12 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	10	GP11_EINT2	0	GPIO11 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	9	GP10_EINT2	0	GPIO10 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	8	GP9_EINT2	0	GPIO9 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	7	GP8_EINT2	0	GPIO8 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	6	GP7_EINT2	0	GPIO7 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	5	GP6_EINT2	0	GPIO6 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	4	GP5_EINT2	0	GPIO5 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	3	GP4_EINT2	0	GPIO4 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	2	GP3_EINT2	0	GPIO3 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	1	GP2_EINT2	0	GPIO2 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	0	GP1_EINT2	0	GPIO1 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.



Register Address	Bit	Label	Default	Description
R6417 (0x1911)	15	GP32_EINT2	0	GPIO32 Interrupt (Rising and falling edge triggered)
IRQ2_Status_18				Note: Cleared when a 1 is written.
	14	GP31_EINT2	0	GPIO31 Interrupt (Rising and falling edge triggered)
		_		Note: Cleared when a 1 is written.
	13	GP30_EINT2	0	GPIO30 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	12	GP29_EINT2	0	GPIO29 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	11	GP28_EINT2	0	GPIO28 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	10	GP27_EINT2	0	GPIO27 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	9	GP26_EINT2	0	GPIO26 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	8	GP25_EINT2	0	GPIO25 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	7	GP24_EINT2	0	GPIO24 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	6	GP23_EINT2	0	GPIO23 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	5	GP22_EINT2	0	GPIO22 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	4	GP21_EINT2	0	GPIO21 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	3	GP20_EINT2	0	GPIO20 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	2	GP19_EINT2	0	GPIO19 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	1	GP18_EINT2	0	GPIO18 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	0	GP17_EINT2	0	GPIO17 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
R6416 (0x1910)	5	GP38_EINT2	0	GPIO38 Interrupt (Rising and falling edge triggered)
IRQ2_Status_17				Note: Cleared when a 1 is written.
	4	GP37_EINT2	0	GPIO37 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	3	GP36_EINT2	0	GPIO36 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	2	GP35_EINT2	0	GPIO35 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	1	GP34_EINT2	0	GPIO34 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.
	0	GP33_EINT2	0	GPIO33 Interrupt (Rising and falling edge triggered)
				Note: Cleared when a 1 is written.



Register Address	Bit	Label	Default	Description
R6420 (0x1914)	7	TIMER8_EINT2	0	Timer 8 Interrupt (Rising edge triggered)
IRQ2_Status_21		_		Note: Cleared when a 1 is written.
	6	TIMER7_EINT2	0	Timer 7 Interrupt (Rising edge triggered)
		_		Note: Cleared when a 1 is written.
	5	TIMER6_EINT2	0	Timer 6 Interrupt (Rising edge triggered)
		_		Note: Cleared when a 1 is written.
	4	TIMER5_EINT2	0	Timer 5 Interrupt (Rising edge triggered)
		_		Note: Cleared when a 1 is written.
	3	TIMER4_EINT2	0	Timer 4 Interrupt (Rising edge triggered)
		_		Note: Cleared when a 1 is written.
	2	TIMER3_EINT2	0	Timer 3 Interrupt (Rising edge triggered)
		·-		Note: Cleared when a 1 is written.
	1	TIMER2_EINT2	0	Timer 2 Interrupt (Rising edge triggered)
	•			Note: Cleared when a 1 is written.
ŀ	0	TIMER1_EINT2	0	Timer 1 Interrupt (Rising edge triggered)
	Ū			Note: Cleared when a 1 is written.
R6421 (0x1915)	7	EVENT8_NOT_EMPTY_EINT2	0	Event Log 8 FIFO Not Empty Interrupt (Rising edge triggered)
IRQ2_Status_22	•			Note: Cleared when a 1 is written.
II (QZ_Olala5_ZZ	6	EVENT7_NOT_EMPTY_EINT2	0	Event Log 7 FIFO Not Empty Interrupt (Rising edge triggered)
	U	EVENTY_NOT_EMITTY_EMITZ		Note: Cleared when a 1 is written.
-	5	EVENT6_NOT_EMPTY_EINT2	0	Event Log 6 FIFO Not Empty Interrupt (Rising edge triggered)
	3	LVEIVIO_IVOT_EWII TT_EIIVTZ		Note: Cleared when a 1 is written.
-	4	EVENT5_NOT_EMPTY_EINT2	0	Event Log 5 FIFO Not Empty Interrupt (Rising edge triggered)
	7	LVEINTS_NOT_EMITTI_EINTZ		Note: Cleared when a 1 is written.
-	3	EVENT4_NOT_EMPTY_EINT2	0	Event Log 4 FIFO Not Empty Interrupt (Rising edge triggered)
	3	LVLINT4_INOT_LIMETTI_LIMTZ	0	Note: Cleared when a 1 is written.
-	2	EVENT3_NOT_EMPTY_EINT2	0	Event Log 3 FIFO Not Empty Interrupt (Rising edge triggered)
	2	LVENTS_NOT_EMPTT_EINTZ	0	Note: Cleared when a 1 is written.
	1	EVENT2_NOT_EMPTY_EINT2	0	Event Log 2 FIFO Not Empty Interrupt (Rising edge triggered)
	'	LVEIVIZ_IVOT_EWITTT_EIIVIZ		Note: Cleared when a 1 is written.
-	0	EVENT1_NOT_EMPTY_EINT2	0	Event Log 1 FIFO Not Empty Interrupt (Rising edge triggered)
	U	EVENTI_NOT_EMPTT_EINT2	0	Note: Cleared when a 1 is written.
R6422 (0x1916)	7	EVENT8_FULL_EINT2	0	Event Log 8 FIFO Full Interrupt (Rising edge triggered)
IRQ2_Status_23	,	EVENTO_I OLL_EINTZ		Note: Cleared when a 1 is written.
INQZ_Status_23	6	EVENT7_FULL_EINT2	0	Event Log 7 FIFO Full Interrupt (Rising edge triggered)
	U	EVENTY_1 OLE_ENVI2		Note: Cleared when a 1 is written.
	5	EVENT6 FULL EINT2	0	Event Log 6 FIFO Full Interrupt (Rising edge triggered)
	5	EVENTO_FOLL_EINT2	0	Note: Cleared when a 1 is written.
-	4	EVENT5_FULL_EINT2	0	Event Log 5 FIFO Full Interrupt (Rising edge triggered)
	4	EVENTS_FOLL_EINT2	0	Note: Cleared when a 1 is written.
	3	EVENT4_FULL_EINT2	0	Event Log 4 FIFO Full Interrupt (Rising edge triggered)
	3	EVENT4_FOLL_EINT2	0	
	2	EVENTS FULL FINITS		Note: Cleared when a 1 is written.
	2	EVENT3_FULL_EINT2	0	Event Log 3 FIFO Full Interrupt (Rising edge triggered)
	4	EVENTO ELLI FINTO		Note: Cleared when a 1 is written.
	1	EVENT2_FULL_EINT2	0	Event Log 2 FIFO Full Interrupt (Rising edge triggered)
		EVENITA FULL FINITO		Note: Cleared when a 1 is written.
	0	EVENT1_FULL_EINT2	0	Event Log 1 FIFO Full Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.



Register Address	Bit	Label	Default	Description
R6423 (0x1917)	7	EVENT8_WMARK_EINT2	0	Event Log 8 FIFO Watermark Interrupt (Rising edge triggered)
IRQ2_Status_24				Note: Cleared when a 1 is written.
	6	EVENT7_WMARK_EINT2	0	Event Log 7 FIFO Watermark Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	5	EVENT6_WMARK_EINT2	0	Event Log 6 FIFO Watermark Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	4	EVENT5_WMARK_EINT2	0	Event Log 5 FIFO Watermark Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	3	EVENT4_WMARK_EINT2	0	Event Log 4 FIFO Watermark Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	2	EVENT3_WMARK_EINT2	0	Event Log 3 FIFO Watermark Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	1	EVENT2_WMARK_EINT2	0	Event Log 2 FIFO Watermark Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	0	EVENT1_WMARK_EINT2	0	Event Log 1 FIFO Watermark Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
R6424 (0x1918)	6	DSP7_DMA_EINT2	0	DSP7 DMA Interrupt (Rising edge triggered)
IRQ2_Status_25				Note: Cleared when a 1 is written.
	5	DSP6_DMA_EINT2	00	DSP6 DMA Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	4	DSP5_DMA_EINT2	00	DSP5 DMA Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	3	DSP4_DMA_EINT2	00	DSP4 DMA Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	2	DSP3_DMA_EINT2	00	DSP3 DMA Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	1	DSP2_DMA_EINT2	00	DSP2 DMA Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	0	DSP1_DMA_EINT2	00	DSP1 DMA Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
R6426 (0x191A)	6	DSP7_START1_EINT2	0	DSP7 Start 1 Interrupt (Rising edge triggered)
IRQ2_Status_27				Note: Cleared when a 1 is written.
	5	DSP6_START1_EINT2	0	DSP6 Start 1 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	4	DSP5_START1_EINT2	0	DSP5 Start 1 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	3	DSP4_START1_EINT2	0	DSP4 Start 1 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	2	DSP3_START1_EINT2	0	DSP3 Start 1 Interrupt (Rising edge triggered)
	4	DODO OTA DT4 FINITO		Note: Cleared when a 1 is written.
	1	DSP2_START1_EINT2	0	DSP2 Start 1 Interrupt (Rising edge triggered)
		DODA OTABEL SINES		Note: Cleared when a 1 is written.
	0	DSP1_START1_EINT2	0	DSP1 Start 1 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.



Register Address	Bit	Label	Default	Description
R6427 (0x191B)	6	DSP7_START2_EINT2	0	DSP7 Start 2 Interrupt (Rising edge triggered)
IRQ2_Status_28				Note: Cleared when a 1 is written.
	5	DSP6_START2_EINT2	0	DSP6 Start 2 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	4	DSP5 START2 EINT2	0	DSP5 Start 2 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	3	DSP4_START2_EINT2	0	DSP4 Start 2 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	2	DSP3_START2_EINT2	0	DSP3 Start 2 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	1	DSP2_START2_EINT2	0	DSP2 Start 2 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	0	DSP1_START2_EINT2	0	DSP1 Start 2 Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
R6429 (0x191D)	6	DSP7_BUSY_EINT2	0	DSP7 Busy Interrupt (Rising edge triggered)
IRQ2_Status_30				Note: Cleared when a 1 is written.
	5	DSP6_BUSY_EINT2	0	DSP6 Busy Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	4	DSP5_BUSY_EINT2	0	DSP5 Busy Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	3	DSP4_BUSY_EINT2	0	DSP4 Busy Interrupt (Rising edge triggered)
				Note: Cleared when a 1 is written.
	2	DSP3_BUSY_EINT2	0	DSP3 Busy Interrupt (Rising edge triggered)
	_			Note: Cleared when a 1 is written.
	1	DSP2_BUSY_EINT2	0	DSP2 Busy Interrupt (Rising edge triggered)
	•	B8. 2_B88E2		Note: Cleared when a 1 is written.
	0	DSP1_BUSY_EINT2	0	DSP1 Busy Interrupt (Rising edge triggered)
	Ū	56. 1_5661_E12		Note: Cleared when a 1 is written.
R6430 (0x191E)	2	MIF3_DONE_EINT2	0	MIF3 Done Interrupt (Rising edge triggered)
IRQ2_Status_31	_			Note: Cleared when a 1 is written.
11142_014140_01	1	MIF2_DONE_EINT2	0	MIF2 Done Interrupt (Rising edge triggered)
	•			Note: Cleared when a 1 is written.
	0	MIF1_DONE_EINT2	0	MIF1 Done Interrupt (Rising edge triggered)
	Ū			Note: Cleared when a 1 is written.
R6431 (0x191F)	2	MIF3_BLOCK_EINT2	0	MIF3 Block Interrupt (Rising edge triggered)
IRQ2_Status_32	_	5_2_5 5.12		Note: Cleared when a 1 is written.
	1	MIF2_BLOCK_EINT2	0	MIF2 Block Interrupt (Rising edge triggered)
	•			Note: Cleared when a 1 is written.
	0	MIF1_BLOCK_EINT2	0	MIF1 Block Interrupt (Rising edge triggered)
	Ŭ	1_5266.1_212		Note: Cleared when a 1 is written.
R6432 (0x1920)	6	DSP7_BUS_ERR_EINT2	0	DSP7 Bus Error Interrupt (Rising edge triggered)
IRQ2_Status_33	Ü	BOI 7_BOO_EITT_EITT_E		Note: Cleared when a 1 is written.
11102_010103_00	5	DSP6_BUS_ERR_EINT2	0	DSP6 Bus Error Interrupt (Rising edge triggered)
	J	BOI 0_BOO_LITTLE		Note: Cleared when a 1 is written.
	4	DSP5_BUS_ERR_EINT2	0	DSP5 Bus Error Interrupt (Rising edge triggered)
	7	DOI O_DOO_LINI_LINIZ		Note: Cleared when a 1 is written.
	3	DSP4_BUS_ERR_EINT2	0	DSP4 Bus Error Interrupt (Rising edge triggered)
	J			Note: Cleared when a 1 is written.
	2	DSP3_BUS_ERR_EINT2	0	DSP3 Bus Error Interrupt (Rising edge triggered)
	2	DOI 3_BOS_LIKK_EIN12	0	Note: Cleared when a 1 is written.
	1	DSP2_BUS_ERR_EINT2	0	DSP2 Bus Error Interrupt (Rising edge triggered)
	1	DOFZ_DOO_ERR_EINTZ		Note: Cleared when a 1 is written.
	0	DSP1_BUS_ERR_EINT2	0	DSP1 Bus Error Interrupt (Rising edge triggered)
	U	DOF I_DOO_ERR_EINIZ		Note: Cleared when a 1 is written.
		<u> </u>		INOIC. CICAICU WIICH A T IS WIILLEH.



Register Address	Bit	Label	Default	Description
R6464 (0x1940)		IM_*	1	For each x_EINT2 interrupt bit in R6400 to R6432, a
to				corresponding mask bit (IM_*) is provided in R6464 to R6496.
R6495 (0x195F)				The mask bits are coded as follows:
				0 = Do not mask interrupt
				1 = Mask interrupt
R6528 (0x1980)	12	CTRLIF_ERR_STS2	0	Control Interface Error Status
IRQ2_Raw_				0 = Normal
Status_1				1 = Control Interface Error
	7	BOOT_DONE_STS2	0	Boot Status
				0 = Busy (boot sequence in progress)
				1 = Idle (boot sequence completed)
				Control register writes should not be attempted until Boot
				Sequence has completed.
R6529 (0x1981)	15	FLL_AO_REF_LOST_STS2	0	FLL_AO Reference Lost Status
IRQ2_Raw_				0 = Normal
Status_2				1 = Reference Lost
	14	DSPCLK_ERR_STS2	0	DSPCLK Error Interrupt Status
				0 = Normal
				1 = Insufficient DSPCLK cycles for one or more of the
				requested DSPn clock frequencies
	13	ASYNCCLK_ERR_STS2	0	ASYNCCLK Error Interrupt Status
				0 = Normal
				1 = Insufficient ASYNCCLK cycles for the requested signal path
	40	OVOCILIC EDD. OTOO		functionality
	12	SYSCLK_ERR_STS2	0	SYSCLK Error Interrupt Status
				0 = Normal
				1 = Insufficient SYSCLK cycles for the requested signal path functionality
	11	FLL_AO_LOCK_STS2	0	FLL_AO Lock Status
				0 = Not locked
				1 = Locked
	9	FLL2_LOCK_STS2	0	FLL2 Lock Status
				0 = Not locked
				1 = Locked
	8	FLL1_LOCK_STS2	0	FLL1 Lock Status
				0 = Not locked
				1 = Locked
R6534 (0x1986)	4	MICD_CLAMP_STS2	0	MICDET Clamp status
IRQ2_Raw_				0 = Clamp not active
Status_7				1 = Clamp active
	2	JD2_STS2	0	JACKDET2 input status
				0 = Jack not detected
				1 = Jack is detected
				(Assumes the JACKDET2 pin is pulled low on jack insertion.)
	0	JD1_STS2	0	JACKDET1 input status
				0 = Jack not detected
				1 = Jack is detected
				(Assumes the JACKDET1 pin is pulled low on jack insertion.)



Register Address	Bit	Label	Default	Description
R6536 (0x1988)	11	ASRC2_IN2_LOCK_STS2	0	ASRC2 IN2 Lock Status
IRQ2_Raw_				0 = Not locked
Status_9				1 = Locked
	10	ASRC2_IN1_LOCK_STS2	0	ASRC2 IN1 Lock Status
				0 = Not locked
				1 = Locked
	9	ASRC1_IN2_LOCK_STS2	0	ASRC1 IN2 Lock Status
				0 = Not locked
				1 = Locked
	8	ASRC1_IN1_LOCK_STS2	0	ASRC1 IN1 Lock Status
				0 = Not locked
				1 = Locked
	2	INPUTS_SIG_DET_STS2	0	Input Path Signal-Detect Status
				0 = Normal
				1 = Signal detected
	1	DRC2_SIG_DET_STS2	0	DRC2 Signal-Detect Status
				0 = Normal
				1 = Signal detected
	0	DRC1_SIG_DET_STS2	0	DRC1 Signal-Detect Status
				0 = Normal
				1 = Signal detected
R6539 (0x198B)	5	HP3R_SC_STS2	0	HPOUT3R Short Circuit Status
IRQ2_Raw_				0 = Normal
Status_12				1 = Short Circuit detected
	4	HP3L_SC_STS2	0	HPOUT3L Short Circuit Status
				0 = Normal
				1 = Short Circuit detected
	3	HP2R_SC_STS2	0	HPOUT2R Short Circuit Status
				0 = Normal
				1 = Short Circuit detected
	2	HP2L_SC_STS2	0	HPOUT2L Short Circuit Status
				0 = Normal
				1 = Short Circuit detected
	1	HP1R_SC_STS2	0	HPOUT1R Short Circuit Status
				0 = Normal
				1 = Short Circuit detected
	0	HP1L_SC_STS2	0	HPOUT1L Short Circuit Status
				0 = Normal
				1 = Short Circuit detected



Register Address	Bit	Label	Default	Description
R6540 (0x198C)	5	HP3R_ENABLE_DONE_STS2	0	HPOUT3R Enable Status
IRQ2_Raw_				0 = Busy (sequence in progress)
Status_13				1 = Idle (sequence completed)
	4	HP3L_ENABLE_DONE_STS2	0	HPOUT3L Enable Status
				0 = Busy (sequence in progress)
				1 = Idle (sequence completed)
	3	HP2R_ENABLE_DONE_STS2	0	HPOUT2R Enable Status
				0 = Busy (sequence in progress)
				1 = Idle (sequence completed)
	2	HP2L_ENABLE_DONE_STS2	0	HPOUT2L Enable Status
				0 = Busy (sequence in progress)
				1 = Idle (sequence completed)
	1	HP1R_ENABLE_DONE_STS2	0	HPOUT1R Enable Status
				0 = Busy (sequence in progress)
				1 = Idle (sequence completed)
	0	HP1L_ENABLE_DONE_STS2	0	HPOUT1L Enable Status
				0 = Busy (sequence in progress)
				1 = Idle (sequence completed)
R6541 (0x198D)	5	HP3R_DISABLE_DONE_STS2	0	HPOUT3R Disable Status
IRQ2_Raw_				0 = Busy (sequence in progress)
Status_14				1 = Idle (sequence completed)
	4	HP3L_DISABLE_DONE_STS2	0	HPOUT3L Disable Status
				0 = Busy (sequence in progress)
				1 = Idle (sequence completed)
	3	HP2R_DISABLE_DONE_STS2	0	HPOUT2R Disable Status
				0 = Busy (sequence in progress)
				1 = Idle (sequence completed)
	2	HP2L_DISABLE_DONE_STS2	0	HPOUT2L Disable Status
				0 = Busy (sequence in progress)
				1 = Idle (sequence completed)
	1	HP1R_DISABLE_DONE_STS2	0	HPOUT1R Disable Status
				0 = Busy (sequence in progress)
				1 = Idle (sequence completed)
	0	HP1L_DISABLE_DONE_STS2	0	HPOUT1L Disable Status
				0 = Busy (sequence in progress)
				1 = Idle (sequence completed)
R6544 (0x1990)	15	GP16_STS2	0	GPIOn Input status
IRQ2_Raw_	14	GP15_STS2	0	Reads back the logic level of GPIOn.
Status_17	13	GP14_STS2	0	Only valid for pins configured as GPIO input (does not include
	12	GP13_STS2	0	DSPGPIO inputs).
	11	GP12_STS2	0	
	10	GP11_STS2	0	
	9	GP10_STS2	0	
	8	GP9_STS2	0	
	7	GP8_STS2	0	
	6	GP7_STS2	0	
	5	GP6_STS2	0	
	4	GP5_STS2	0	
	3	GP4_STS2	0	
	2	GP3_STS2	0]
	1	GP2_STS2	0]
	0	GP1_STS2	0	



Register Address	Bit	Label	Default	Description
R6545 (0x1991)	15	GP32_STS2	0	GPIOn Input status
IRQ2_Raw_	14	GP31_STS2	0	Reads back the logic level of GPIOn.
Status_18	13	GP30_STS2	0	Only valid for pins configured as GPIO input (does not include
	12	GP29_STS2	0	DSPGPIO inputs).
	11	GP28_STS2	0	
	10	GP27_STS2	0	
	9	GP26_STS2	0	
	8	GP25_STS2	0	
	7	GP24_STS2	0	
	6	GP23_STS2	0	
	5	GP22_STS2	0	
	4	GP21_STS2	0	
	3	GP20_STS2	0	
	2	GP19_STS2	0	
	1	GP18_STS2	0	
	0	GP17_STS2	0	
R6546 (0x1992)	15	GP38_STS2	0	GPIOn Input status
IRQ2_Raw_	14	GP37_STS2	0	Reads back the logic level of GPIOn.
Status_19	13	GP36_STS2	0	Only valid for pins configured as GPIO input (does not include
	12	GP35_STS2	0	DSPGPIO inputs).
	11	GP34_STS2	0	
	10	GP33_STS2	0	
R6549 (0x1995)	7	EVENT8_NOT_EMPTY_STS2	0	Event Log n FIFO Not-Empty status
IRQ2_Raw_	6	EVENT7_NOT_EMPTY_STS2	0	0 = FIFO Empty
Status_22	5	EVENT6_NOT_EMPTY_STS2	0	1 = FIFO Not Empty
	4	EVENT5_NOT_EMPTY_STS2	0	
	3	EVENT4_NOT_EMPTY_STS2	0	
	2	EVENT3_NOT_EMPTY_STS2	0	
	1	EVENT2_NOT_EMPTY_STS2	0	
	0	EVENT1_NOT_EMPTY_STS2	0	
R6550 (0x1996)	7	EVENT8_FULL_STS2	0	Event Log <i>n</i> FIFO Full status
IRQ2_Raw_	6	EVENT7_FULL_STS2	0	0 = FIFO Not Full
Status_23	5	EVENT6_FULL_STS2	0	1 = FIFO Full
	4	EVENT5_FULL_STS2	0	
	3	EVENT4_FULL_STS2	0	
	2	EVENT3_FULL_STS2	0	
	1	EVENT2_FULL_STS2	0	
	0	EVENT1_FULL_STS2	0	
R6551 (0x1997)	7	EVENT8_WMARK_STS2	0	Event Log n FIFO Watermark status
IRQ2_Raw_	6	EVENT7_WMARK_STS2	0	0 = FIFO Watermark not reached
Status_24	5	EVENT6_WMARK_STS2	0	1 = FIFO Watermark reached
	4	EVENT5_WMARK_STS2	0	
	3	EVENT4_WMARK_STS2	0	
	2	EVENT3_WMARK_STS2	0	-
	1	EVENT2_WMARK_STS2	0	-
D0550 (0, 4000)	0	EVENT1_WMARK_STS2	0	DOD DMA (1)
R6552 (0x1998)	6	DSP7_DMA_STS2	0	DSPn DMA status
IRQ2_Raw_	5	DSP6_DMA_STS2	00	0 = Normal
Status_25	4	DSP5_DMA_STS2	00	1 = All enabled WDMA buffers filled, and all enabled RDMA
	3	DSP4_DMA_STS2	00	buffers emptied
	2	DSP3_DMA_STS2	00	
	1	DSP2_DMA_STS2	00	
	0	DSP1_DMA_STS2	00	



Table 4-106.	Interrupt 2 Control	Registers	(Cont.)

Register Address	Bit	Label	Default	Description
R6557 (0x199D)	6	DSP7_BUSY_STS2	0	DSPn Busy status
IRQ2_Raw_	5	DSP6_BUSY_STS2	0	0 = DSP Idle
Status_30	4	DSP5_BUSY_STS2	0	1 = DSP Busy
	3	DSP4_BUSY_STS2	0	
	2	DSP3_BUSY_STS2	0	
	1	DSP2_BUSY_STS2	0	
	0	DSP1_BUSY_STS2	0	

The IRQ output and polarity control registers are described in Table 4-107.

Table 4-107. Interrupt Control Registers

Register Address	Bit	Label	Default	Description		
R6784 (0x1A80)	11	IM_IRQ1	0	IRQ1 Output Interrupt mask.		
IRQ1_CTRL				0 = Do not mask interrupt.		
				1 = Mask interrupt.		
	10	IRQ_POL	1	IRQ Output Polarity Select		
				0 = Noninverted (Active High)		
				1 = Inverted (Active Low)		
	9	IRQ_OP_CFG	0	IRQ Output Configuration		
				0 = CMOS		
				1 = Open drain		
R6786 (0x1A82)	11	IM_IRQ2	0	IRQ2 Output Interrupt mask.		
IRQ2_CTRL				0 = Do not mask interrupt.		
				1 = Mask interrupt.		
R6816 (0x1AA0)	1	IRQ2_STS	0	IRQ2 Status. IRQ2_STS is the logical OR of all unmasked x_EINT2 interrupts.		
Interrupt_Raw_				0 = Not asserted		
Status_1				1 = Asserted		
	0	IRQ1_STS	0	IRQ1 Status. IRQ1_STS is the logical OR of all unmasked x_EINT1 interrupts.		
				0 = Not asserted		
				1 = Asserted		

4.17 Clocking and Sample Rates

The CS47L90 requires a clock reference for its internal functions and also for the input (ADC) paths, output (DAC) paths, and digital audio interfaces. Under typical clocking configurations, all commonly used audio sample rates can be derived directly from the external reference; for additional flexibility, the CS47L90 incorporates three FLL circuits to perform frequency conversion and filtering.

External clock signals may be connected via MCLK1 and MCLK2. These inputs are referenced to the DBVDD1 and DBVDD2 power domains respectively. In AIF Slave Modes, the BCLK signals may be used as a reference for the system clocks. The SLIMbus interface can provide the clock reference, when used as the input to one of the FLLs. To avoid audible glitches, all clock configurations must be set up before enabling playback.

4.17.1 System Clocking Overview

The CS47L90 supports three primary clock domains—SYSCLK, ASYNCCLK, and DSPCLK.

The SYSCLK and ASYNCCLK clock domains are the reference clocks for all the audio signal paths on the CS47L90. Up to five different sample rates may be independently selected for specific audio interfaces and other input/output signal paths; each selected sample rate must be synchronized either to SYSCLK or to ASYNCCLK, as described in Section 4.17.2.

The SYSCLK and ASYNCCLK clock domains are independent (i.e., not synchronized). Stereo full-duplex sample-rate conversion is supported, allowing asynchronous audio data to be mixed and to be routed between independent interfaces. See Section 4.3 for further details.



The DSPCLK clock domain is the reference clock for the programmable DSP cores on the CS47L90. A wide range of DSPCLK frequencies can be supported, and a programmable clock divider is provided for each DSP core, allowing the DSP clocking (and power consumption) to be optimized according to the applicable processing requirements of each DSP core. See Section 4.3 for further details.

Note that there is no requirement for DSPCLK to be synchronized to SYSCLK or ASYNCCLK. The DSPCLK controls the software execution in the DSP cores; audio outputs from the DSP cores are synchronized either to SYSCLK or ASYNCCLK, regardless of the applicable DSPCLK rate.

Excluding the DSP cores, each subsystem within the CS47L90 digital core is clocked at a dynamically controlled rate, limited by the SYSCLK (or ASYNCCLK) frequency, as applicable. For maximum signal mixing and processing capacity, it is recommended that the highest possible SYSCLK and ASYNCCLK frequencies are configured.

The DSP cores are clocked at the DSPCLK rate (or supported divisions of the DSPCLK frequency). The DSPCLK configuration must ensure that sufficient clock cycles are available for the processing requirements of each DSP core. The requirements vary, according to the particular software that is in use.

4.17.2 Sample-Rate Control

The CS47L90 supports two independent clock domains for the audio signal paths, referenced to SYSCLK and ASYNCCLK respectively.

Different sample rates may be selected for each of the audio interfaces (AIF1, AIF2, AIF3, AIF4, SLIMbus), and for the input (ADC) and output (DAC) paths. Each of these must be referenced either to SYSCLK or to ASYNCCLK. (Note that the SLIMbus interface supports multiple sample rates, selected independently for each input or output channel.)

Up to three different sample rates can be selected using SAMPLE_RATE_1, SAMPLE_RATE_2 and SAMPLE_RATE_3. These must each be numerically related to each other and to the SYSCLK frequency (further details of these requirements are provided in Table 4-108 and the accompanying text).

The remaining two sample rates can be selected using ASYNC_SAMPLE_RATE_1 and ASYNC_SAMPLE_RATE_2. These sample rates must be numerically related to each other and to the ASYNCCLK frequency (further details of these requirements are provided in Table 4-109 and the accompanying text),

Each of the audio interfaces, input paths, and output paths is associated with one of the sample rates selected by the SAMPLE_RATE_n or ASYNC_SAMPLE_RATE_n fields.

Note that if any two interfaces are operating at the same sample rate, but are not synchronized, one of these must be referenced to the ASYNCCLK domain, and the other to the SYSCLK domain.

When any of the SAMPLE_RATE_n or ASYNC_SAMPLE_RATE_n fields is written to, the activation of the new setting is automatically synchronized by the CS47L90 to ensure continuity of all active signal paths. The SAMPLE_RATE_n_STS and ASYNC_SAMPLE_RATE_n_STS bits provide indication of the sample rate selections that have been implemented.

The following restrictions must be observed regarding the sample-rate control configuration:

- The input (ADC/DMIC) and output (DAC) signal paths must always be associated with the SYSCLK clocking domain.
- All external clock references (MCLK input or Slave Mode AIF input) must be within 1% of the applicable register field settings.
- The input (ADC/DMIC) sample rates are valid from 8–192 kHz. If 384- or 768-kHz DMIC clock rate is selected, the
 supported sample rate for the respective paths is restricted as described in Table 4-1. The sample rate for the input
 signal paths can be set globally, or can be configured independently for each input channel—see Section 4.2.5.
- The S/PDIF sample rate is valid from 32-192 kHz.
- The asynchronous sample-rate converters (ASRCs) support sample rates 8–192 kHz. For each ASRC, the ratio of the two sample rates must not exceed 6.
- The isochronous sample-rate converters (ISRCs) support sample rates 8–192 kHz. For each ISRC, the higher sample rate must be an integer multiple of the lower rate.



4.17.3 Automatic Sample-Rate Detection

The CS47L90 supports automatic sample-rate detection on the digital audio interfaces (AIF1–AIF4). Note that this is only possible when the respective interface is operating in Slave Mode (i.e., when LRCLK and BCLK are inputs to the CS47L90).

Automatic sample-rate detection is enabled by setting RATE_EST_ENA. The LRCLK input pin selected for sample-rate detection is set using LRCLK_SRC.

As many as four audio sample rates can be configured for automatic detection; these sample rates are selected using the SAMPLE_RATE_DETECT_*n* fields. Note that the function only detects sample rates that match one of the SAMPLE_RATE_DETECT_*n* fields.

If one of the selected audio sample rates is detected on the selected LRCLK input, the control-write sequencer is triggered. A unique sequence of actions may be programmed for each detected sample rate. Note that the applicable control sequences must be programmed by the user for each detection outcome; see Section 4.19.

The TRIG_ON_STARTUP bit controls whether the sample-rate detection circuit responds to the initial detection of the applicable interface (i.e., when the AIF*n* interface starts up).

- If TRIG_ON_STARTUP = 0, the detection circuit only responds (i.e., trigger the control-write sequencer) to a change in the detected sample rate—the initial sample-rate detection is ignored. (Note that the initial sample-rate detection is the first detection of a sample rate that matches one of the SAMPLE_RATE_DETECT_n fields.)
- If TRIG_ON_STARTUP = 1, the detection circuit triggers the control-write sequencer whenever a selected sample rate is detected, including when the AIF interface starts up, or when the sample-rate detection is first enabled.

As described above, setting TRIG_ON_STARTUP = 0 is designed to inhibit any response to the initial detection of a sample rate that matches one of the SAMPLE_RATE_DETECT_n fields. Note that, if the LRCLK_SRC setting is changed, or if the detection function is disabled and reenabled, a subsequent detection of a matching sample rate may trigger the control-write sequencer, regardless of the TRIG_ON_STARTUP setting.

There are some restrictions to be observed regarding the automatic sample-rate detection configuration, as noted in the following:

- The same sample rate must not be selected on more than one of the SAMPLE RATE DETECT *n* fields.
- Sample rates 192 kHz and 176.4 kHz must not be selected concurrently.
- Sample rates 96 kHz and 88.2 kHz must not be selected concurrently.

The control registers associated with the automatic sample-rate detection function are described in Table 4-110.

4.17.4 System Clock Configuration

The system clocks (SYSCLK, ASYNCCLK, and DSPCLK) may be provided directly from external inputs (MCLK, or Slave Mode BCLK inputs). Alternatively, these clocks can be derived using the integrated FLLs, with MCLK, BCLK, LRCLK or SLIMCLK as a reference. Each clock is configured independently, as described in the following sections.

The SYSCLK (and ASYNCCLK, when applicable) clocks must be configured and enabled before any audio path is enabled. The DSPCLK clock must be configured and enabled, if running firmware applications on any of the DSP cores.

4.17.4.1 SYSCLK Configuration

The required SYSCLK frequency is dependent on the SAMPLE_RATE_n fields. Table 4-108 illustrates the valid SYSCLK frequencies for every supported sample rate.

The SYSCLK frequency must be valid for all of the SAMPLE_RATE_n fields. It follows that all of the SAMPLE_RATE_n fields must select numerically-related values, that is, all from the same group of sample rates as represented in Table 4-108.

0x0D



90.3168

SYSCLK Frequency (MHz)	SYSCLK_FREQ	SYSCLK_FRAC	Sample Rate (kHz)	SAMPLE_RATE_n
6.144	000	0	12	0x01
12.288	001		24	0x02
24.576	010		48	0x03
49.152 98.304	011 100		96	0x04
30.004	100		192	0x05
			8	0x11
			16	0x12
			32	0x13
5.6448	000	1	11.025	0x09
11.2896	001		22.05	0x0A
22.5792	010		44.1	0x0B
45.1584 90.3168	011		88.2	0x0C

Table 4-108. SYSCLK Frequency Selection

Note: The SAMPLE RATE n fields must each be set to a value from the same group of sample rates, and from the same group as the SYSCLK frequency.

176.4

SYSCLK SRC is used to select the SYSCLK source, as described in Table 4-110. The source may be MCLKn, AIF nBCLK, or FLL n. If an FLL circuit is selected as the source, the relevant FLL must be enabled and configured, as described in Section 4.17.8 and Section 4.17.9.

Note: If FLL AO is selected as SYSCLK source, two different clock frequencies are available—the loop frequency (45–50 MHz) or a higher frequency (loop frequency multiplied by 2). If either of these clocks is the SYSCLK source, the respective FLL must be enabled and configured. FLL AO FREQ must be configured for the applicable (loop) frequency.

SYSCLK_FREQ and SYSCLK_FRAC must be set according to the frequency of the selected SYSCLK source.

The SYSCLK-referenced circuits within the digital core are clocked at a dynamically controlled rate this is limited by the SYSCLK frequency. For maximum signal mixing and processing capacity, the highest possible SYSCLK frequency should be used.

The SAMPLE RATE n fields are set according to the sample rates that are required by one or more of the CS47L90 audio interfaces. The CS47L90 supports sample rates ranging from 8-192 kHz.

The SYSCLK signal is enabled by setting SYSCLK ENA. The applicable clock source (MCLKn, AIFnBCLK, or FLLn) must be enabled before setting SYSCLK_ENA. This bit should be cleared before stopping or removing the applicable clock source.

The CS47L90 supports seamless switching between clock sources. To change the SYSCLK configuration while SYSCLK is enabled, the SYSCLK_FRAC, SYSCLK_FREQ, and SYSCLK_SRC fields must be updated together in one register write operation. Note that, if changing the frequency only (not the source), SYSCLK_ENA should be cleared before the clock frequency is updated. The current SYSCLK frequency and source can be read from the SYSCLK FREQ STS and SYSCLK SRC STS fields respectively.

Changing SYSCLK source may cause audible glitches on the INn and OUTn signal paths. Accordingly, it is recommended to mute all INn and OUTn signal paths before changing SYSCLK source. All other signal paths on the CS47L90 are unaffected by on-the-fly switching of the SYSCLK source.

To switch between different external clock sources without interruption to the INn and OUTn signal paths, one of the FLLs must be selected as the SYSCLK source and the clock reference selection must be implemented by reconfiguring the FLL. See Section 4.17.8.2 and Section 4.17.9.2 for FLL configuration requirements.

The CS47L90 performs automatic checks to confirm that the SYSCLK frequency is high enough to support the commanded signal paths and processing functions. If the frequency is too low, an attempt to enable a signal path or processing function fails. Note that active signal paths are not affected under such circumstances.

The SYSCLK frequency check provides input to the interrupt-control circuit and can be used to trigger an interrupt event if the frequency is not high enough to support the commanded functionality; see Section 4.16.



4.17.4.2 ASYNCCLK Configuration

The required ASYNCCLK frequency is dependent on the ASYNC_SAMPLE_RATE_n fields. Table 4-109 illustrates the valid ASYNCCLK frequencies for every supported sample rate.

Note that, if all the sample rates in the system are synchronized to SYSCLK, the ASYNCCLK should be disabled (see Table 4-110). The associated register field values are not important in this case.

ASYNCCLK Frequency (MHz)	ASYNC_CLK_FREQ	Sample Rate (kHz)	ASYNC_SAMPLE_RATE_n
6.144	000	12	0x01
12.288	001	24	0x02
24.576 49.152	010 011	48	0x03
98.304	100	96	0x04
00.001	100	192	0x05
		8	0x11
		16	0x12
		32	0x13
5.6448	000	11.025	0x09
11.2896	001	22.05	0x0A
22.5792 45.1584	010	44.1	0x0B
90.3168	011 100	88.2	0x0C
00.0100		176.4	0x0D

Table 4-109. ASYNCCLK Frequency Selection

Note: The ASYNC_SAMPLE_RATE_*n* fields must each be set to a value from the same group of sample rates, and from the same group as the ASYNCCLK frequency.

ASYNC_CLK_SRC is used to select the ASYNCCLK source, as described in Table 4-110. The source may be MCLK*n*, AIF*n*BCLK, or FLL*n*. If an FLL circuit is selected as the source, the relevant FLL must be enabled and configured, as described in Section 4.17.8 and Section 4.17.9.

Note: If FLL_AO is selected as ASYNCCLK source, two different clock frequencies are available—the loop frequency (45–50 MHz) or a higher frequency (loop frequency multiplied by 2). If either of these clocks is the ASYNCCLK source, the respective FLL must be enabled and configured. FLL_AO_FREQ must be configured for the applicable (loop) frequency.

ASYNC CLK FREQ is set according to the frequency of the selected ASYNCCLK source.

The ASYNCCLK-referenced circuits within the digital core are clocked at a dynamically controlled rate that is limited by the ASYNCCLK frequency. For maximum signal mixing and processing capacity, the highest possible ASYNCCLK frequency should be used.

The ASYNC_SAMPLE_RATE_n fields are set according to the sample rates of any audio interface that is not synchronized to the SYSCLK clock domain.

The ASYNCCLK signal is enabled by setting ASYNC_CLK_ENA. The applicable clock source (MCLKn, AIFnBCLK, or FLLn) must be enabled before setting ASYNC_CLK_ENA. This bit should be cleared before stopping or removing the applicable clock source.

The CS47L90 supports seamless switching between clock sources. To change the ASYNCCLK configuration while ASYNCCLK is enabled, the ASYNC_CLK_FREQ and ASYNC_CLK_SRC fields must be updated together in one register write operation. Note that, if changing the frequency only (not the source), ASYNC_CLK_ENA should be cleared before the clock frequency is updated. The current ASYNCCLK frequency and source can be read from the ASYNC_CLK_FREQ_STS and ASYNC_CLK_SRC_STS fields respectively.

The CS47L90 performs automatic checks to confirm that the ASYNCCLK frequency is high enough to support the commanded signal paths and processing functions. If the frequency is too low, an attempt to enable a signal path or processing function fails. Note that active signal paths are not affected under such circumstances.

The ASYNCCLK frequency check provides input to the interrupt-control circuit and can be used to trigger an interrupt event if the frequency is not high enough to support the commanded functionality; see Section 4.16.



4.17.4.3 DSPCLK Configuration

The required DSPCLK frequency depends on the requirements of firmware loaded on the DSP cores. The DSP cores are clocked at the DSPCLK rate or at supported divisions of the DSPCLK frequency; the DSPCLK configuration must ensure that sufficient clock cycles are available for the processing requirements of each DSP core. The requirements vary, according to the particular firmware that is in use.

A configurable clock divider is provided for each DSP core, allowing the DSP clocking (and power consumption) to be optimized according to the applicable processing requirements of each DSP core; see Section 4.4 for details.

DSP_CLK_FREQ must be configured for the applicable DSPCLK frequency. This field is coded in LSB units of 1/64 MHz. Note that, if the field coding cannot represent the DSPCLK frequency exactly, the DSPCLK frequency must be rounded down in the DSP_CLK_FREQ field.

The suggested method for calculating DSP_CLK_FREQ is to multiply the DSPCLK frequency by 64, round down to the nearest integer, and use the resulting integer as DSP_CLK_FREQ (LSB = 1).

DSP_CLK_SRC is used to select the DSPCLK source, as described in Table 4-110. The source may be MCLK*n*, AIF*n*BCLK, or FLL*n*. If an FLL circuit is selected as the source, the relevant FLL must be enabled and configured, as described in Section 4.17.8 and Section 4.17.9.

Note: If FLL1 or FLL2 is selected as DSPCLK source, the DSPCLK frequency is $F_{VCO} \times 1.5$. See Section 4.17.8.

If FLL_AO is selected as DSPCLK source, two different clock frequencies are available—the loop frequency (45–50 MHz) or a higher frequency (loop frequency multiplied by 3). If using either of these clocks as the DSPCLK source, the respective FLL must be enabled and configured. FLL_AO_FREQ must be configured for the applicable (loop) frequency.

The DSPCLK signal is enabled by setting DSP_CLK_ENA. The applicable clock source (MCLK*n*, AIF*n*BCLK, or FLL*n*) must be enabled before setting DSP_CLK_ENA. This bit should be cleared when reconfiguring the clock sources.

The CS47L90 supports seamless switching between clock sources. To change the DSPCLK configuration while DSPCLK is enabled, the DSP_CLK_FREQ field must be updated before DSP_CLK_SRC. The new configuration becomes effective when the DSP_CLK_SRC field is written. Note that, if changing the frequency only (not the source), the DSP_CLK_ENA bit should be cleared before the clock frequency is updated. The current DSPCLK frequency and source can be read from the DSP_CLK_FREQ_STS and DSP_CLK_SRC_STS fields respectively.

In a typical application, DSPCLK and SYSCLK are derived from a single FLL source. Note that there is no requirement for DSPCLK to be synchronized to SYSCLK or ASYNCCLK. The DSPCLK controls the software execution in the DSP cores; audio outputs from the DSP cores are synchronized either to SYSCLK or ASYNCCLK, regardless of the applicable DSPCLK rate.

Under specific conditions, the CS47L90 can provide clocking to the DSP cores when DSPCLK is disabled. This capability is supported using the always-on FLL (FLL_AO), either in Free-Running Mode or locked to a valid clock reference. See Section 4.4.3 for further details.

4.17.5 Miscellaneous Clock Controls

The CS47L90 incorporates a 32-kHz clock circuit, which is required for input signal debounce, microphone/accessory detect, and for the Charge Pump 2 (CP2) circuits. The 32-kHz clock must be configured and enabled whenever any of these features are in use.

The 32-kHz clock can be generated automatically from SYSCLK, or may be input directly as MCLK1 or MCLK2. The 32-kHz clock source is selected using CLK 32K SRC. The 32-kHz clock is enabled by setting CLK 32K ENA.

A clock output (OPCLK) derived from SYSCLK can be output on a GPIO pin. A clock output (OPCLK_ASYNC) derived from ASYNCCLK can be output on a GPIO pin. See Section 4.15 for details on configuring a GPIO pin for these functions.

The CS47L90 provides integrated pull-down resistors on the MCLK1 and MCLK2 pins. This provides a flexible capability for interfacing with other devices.

The clocking scheme for the CS47L90 is shown in Fig. 4-63.






Figure 4-63. System Clocking



The CS47L90 clocking control registers are described in Table 4-110.

Table 4-110. Clocking Control

Register Address	Bit	Label	Default	Description		
R256 (0x0100)	6	CLK_32K_ENA	0	32kHz Clock Enable		
Clock_32k_1				0 = Disabled		
				1 = Enabled		
	1:0	CLK_32K_	10	32kHz Clock Source		
		SRC[1:0]		00 = MCLK1 (direct)		
				01 = MCLK2 (direct)		
				10 = SYSCLK (automatically divided)		
				11 = Reserved		
R257 (0x0101)	15	SYSCLK_FRAC	0	SYSCLK Frequency		
System_Clock_1				0 = SYSCLK is a multiple of 6.144MHz		
				1 = SYSCLK is a multiple of 5.6448MHz		
	10:8	SYSCLK_	100	SYSCLK Frequency		
		FREQ[2:0]		000 = 6.144 MHz (5.6448 MHz)		
				001 = 12.288 MHz (11.2896 MHz)		
				010 = 24.576 MHz (22.5792 MHz)		
				011 = 49.152 MHz (45.1584 MHz)		
				100 = 98.304 MHz (90.3168 MHz)		
				All other codes are reserved		
				The frequencies in brackets apply for 44.1 kHz–related sample rates only (i.e., SAMPLE_RATE_n = 01XXX).		
	6	SYSCLK ENA	0	SYSCLK Control		
		_		0 = Disabled		
				1 = Enabled		
				SYSCLK should only be enabled after the applicable clock source has been configured and enabled.		
				Clear this bit before stopping the reference clock or changing the reference clock frequency. Note that the SYSCLK frequency can be changed without disabling, provided the clock source is also changed at the same time.		
	3:0	SYSCLK_	0100	SYSCLK Source		
		SRC[3:0]		0000 = MCLK1		
				0001 = MCLK2		
				0100 = FLL1		
				0101 = FLL2		
				0111 = FLL_AO (x2)		
				1000 = AIF1BCLK		
				1001 = AIF2BCLK		
				1010 = AIF3BCLK		
				1011 = AIF4BCLK		
				1111 = FLL_AO		
				All other codes are reserved		



Register Address	Bit	Label	Default	Description			
R258 (0x0102)	4:0	SAMPLE_RATE_	0x11	Sample Rate 1 Select			
Sample_rate_1		1[4:0]		0x00 = None			
				0x01 = 12 kHz			
				0x02 = 24 kHz			
				0x03 = 48 kHz			
				0x04 = 96 kHz			
				0x05 = 192 kHz			
				0x09 = 11.025 kHz			
				0x0A = 22.05 kHz			
				0x0B = 44.1 kHz			
				0x0C = 88.2 kHz			
				0x0D = 176.4 kHz			
				0x11 = 8 kHz			
				0x12 = 16 kHz			
				0x13 = 32 kHz			
				All other codes are reserved			
R259 (0x0103)	4:0	SAMPLE RATE_	0x11	Sample Rate 2 Select			
Sample_rate_2		2[4:0]		Field coding is same as SAMPLE_RATE_1.			
R260 (0x0104)	4:0	SAMPLE RATE	0x11	Sample Rate 3 Select			
Sample_rate_3		3[4:0]		Field coding is same as SAMPLE_RATE_1.			
R266 (0x010A)	4:0	SAMPLE RATE	0x00	Sample Rate 1 Status (Read only)			
Sample_rate_1_		1_STS[4:0]		Field coding is same as SAMPLE_RATE_1.			
status							
R267 (0x010B)	4:0	SAMPLE_RATE_	0x00	Sample Rate 2 Status (Read only)			
Sample_rate_2_		2_STS[4:0]		Field coding is same as SAMPLE_RATE_1.			
status							
R268 (0x010C)	4:0	SAMPLE_RATE_	0x00	Sample Rate 3 Status (Read only)			
Sample_rate_3_		3_STS[4:0]		Field coding is same as SAMPLE_RATE_1.			
status	10.0	ACYNC CLK	011	ACVAICCLI/ Fraguency			
R274 (0x0112)	10:8	ASYNC_CLK_ FREQ[2:0]	011	ASYNCCLK Frequency			
Async_clock_1		11120[2.0]		000 = 6.144 MHz (5.6448 MHz)			
				001 = 12.288 MHz (11.2896 MHz)			
				010 = 24.576 MHz (22.5792 MHz) 011 = 49.152 MHz (45.1584 MHz)			
				100 = 98.304 MHz (90.3168 MHz)			
				All other codes are reserved			
				The frequencies in brackets apply for 44.1 kHz–related sample rates only (i.e.,			
				ASYNC_SAMPLE_RATE_n = 01XXX).			
	6	ASYNC_CLK_	0	ASYNCCLK Control			
		ENA		0 = Disabled			
				1 = Enabled			
				ASYNCCLK should only be enabled after the applicable clock source has been			
				configured and enabled.			
				Clear this bit before stopping the reference clock or changing the reference clock			
				frequency. Note that the ASYNCCLK frequency can be changed without disabling,			
	3:0	ASYNC_CLK_	0101	provided the clock source is also changed at the same time. ASYNCCLK Source			
	3.0	SRC[3:0]	0101	0000 = MCLK1			
		[]		0000 = MCLK1 0001 = MCLK2			
				0100 = FLL1			
				0101 = FLL1			
				0111 = FLL_AO (x2) 1000 = AIF1BCLK			
				1001 = AIF2BCLK 1010 = AIF3BCLK			
				1011 = AIF4BCLK			
				1111 = FLL_AO			
				All other codes are reserved			



Async_sample_ rate_1	Register Address	Bit	Label	Default	Description		
Async sample	R275 (0x0113)	4:0		0x11	·		
14-0 0x01 = 12 kHz 0x02 = 24 kHz 0x03 = 48 kHz 0x04 = 96 kHz 0x04 = 96 kHz 0x05 = 192 kHz 0x08 = 22.05 kHz 0x08 = 44.1 kHz 0x06 = 22.05 kHz 0x08 = 44.1 kHz 0x16 = 44.1 kHz 0x16 = 44.1 kHz 0x17 = 18 kHz 0x18 = 24.1 kHz 0x18 = 22.05 kHz 0x08 = 44.1 kHz 0x18 = 24.1 kHz 0x18 = 24.1 kHz 0x11 = 32 kHz 0x18 = 24.1 kHz 0x11 = 32 kHz 0x18 = 32 kHz 0x18 = 32 kHz 0x19 = 3	Async sample		SAMPLE_RATE_		·		
Dx03 = 48 kHz	rate_1		1[4:0]		0x01 = 12 kHz		
DX94 = 96 kHz Dx05 = 192 kHz Dx09 = 11.025 kHz Dx09 = 1764 kHz Dx11 = 8 kHz Dx11 = 8 kHz Dx12 = 32 kHz Dx13 = 32 kHz All other codes are reserved All other codes are reserved Async_sample rate 2 S401 SAMPLE_RATE SAMPLE_RATE SAMPLE_RATE SAMPLE_RATE SAMPLE_RATE SAMPLE_RATE SAMPLE_RATE STS[4:0] SAYNC_Sample Rate 1 Status (Read only) Field coding is same as ASYNC_SAMPLE_RATE STS[4:0] Field coding is same as ASYNC_SAMPLE_RATE STS[4:0] SAMPLE_RATE STS[4:0] SAYNC_Sample Rate 2 Status (Read only) Field coding is same as ASYNC_SAMPLE_RATE STS[4:0] SAYNC_SAMPLE_RATE STS[4:0] SAYNC_SAMPLE_RATE STS[4:0] SAYNC_SAMPLE_RATE SAYNC_SAMPLE_RATE STS[4:0] SAYNC_SAMPLE_RATE SAYNC_SAMPLE_RATE SAYNC_SAMPLE_RATE SAYNC_SAMPLE_RATE STS[4:0] SAYNC_SAMPLE_RATE SAYNC_SAMPLE_RA					0x02 = 24 kHz		
					0x03 = 48 kHz		
					0x04 = 96 kHz		
DXDA = 22.0 S kHz							
Description							
Document Document							
No. No.							
No. No.							
Note							
R276 (0x0114)							
All other codes are reserved							
R276 (0x0114)							
Async_sample rate 2 2[4:0]	D276 (0v0114)	4.0	ASVNC	0v11			
Table 2	· · ·	4.0		UXII	·		
R283 (0x011B)					Frield Couling is sallie as ASTNC_SAMPLE_RATE_T.		
Async sample rate_1status SAMPLE_RATE_		4.0		0x00	ASYNC Sample Rate 1 Status (Read only)		
1_STS[4:0]	, ,	4.0		0,00	, , , , , , , , , , , , , , , , , , , ,		
R284 (0x011C)					Theid coding is same as AOTIVO_OAWI EE_IVATE_T.		
Async_sample rate 2_status 2_strius 2_strius 5 5 5 5 5 5 5 5 5		4:0	ASYNC	0x00	ASYNC Sample Rate 2 Status (Read only)		
R288 (0x0120) DSP_CLK_ENA DSP_CLK_ENA DSP_CLK_ENA DSP_CLK Control DSP_CLK Solution DSP_CLK Sol	· · · · · ·			07.00			
R288 (0x0120) DSP_CLK_ENA DSP_CLK_ENA DSP_CLK Control 0 = Disabled 1 = Enabled DSPCLK should only be enabled after the applicable clock source has been configured and enabled. Clear this bit before stopping the reference clock or changing the reference clock frequency. Note that the DSPCLK frequency can be changed without disabling, provided the clock source is also changed at the same time. DSPCLK Source 0000 = MCLK1 0001 = MCLK2 0100 = FLL1 (x1.5) 0101 = FLL2 (x1.5) 0101 = FLL2 (x1.5) 0101 = FLL2 (x1.5) 0101 = FLL2 (x1.5) 0101 = AIF3BCLK 1010 = AIF3BCLK 1011 = AIF4BCLK 1011 =			2_STS[4:0]		1 1010 coding to came do / to 1110_c/time EE_1011E_1.		
DSP_Clock_1		6	DSP CLK ENA	0	DSPCLK Control		
1 = Enabled DSPCLK should only be enabled after the applicable clock source has been configured and enabled. Clear this bit before stopping the reference clock or changing the reference clock frequency. Note that the DSPCLK frequency can be changed without disabling, provided the clock source is also changed at the same time. DSPCLK SWITCH SRC[3:0] DSP_CLK SOURCE 0000 = MCLK1 0001 = MCLK2 0100 = FLL1 (x1.5) 0101 = FLL2 (x1.5) 0101 = FLL2 (x1.5) 0101 = FLL2 (x1.5) 0101 = AIF3BCLK 1000 = AIF1BCLK 1001 = AIF3BCLK 1011 = AIF4BCLK 1011 =	, ,						
DSPCLK should only be enabled after the applicable clock source has been configured and enabled. Clear this bit before stopping the reference clock or changing the reference clock frequency. Note that the DSPCLK frequency can be changed without disabling, provided the clock source is also changed at the same time. 3:0					1 = Fnabled		
Configured and enabled. Clear this bit before stopping the reference clock or changing the reference clock frequency. Note that the DSPCLK frequency can be changed without disabling, provided the clock source is also changed at the same time.							
SP_CLK							
DSP_CLK_ SRC[3:0]					Clear this bit before stopping the reference clock or changing the reference clock		
SP_CLK_SRC[3:0]							
SRC[3:0]					-		
0001 = MCLK2		3:0		0101			
0100 = FLL1 (x1.5) 0101 = FLL2 (x1.5) 0101 = FLL2 (x1.5) 0101 = FLL2 (x1.5) 0111 = FLL_AO (x3) 1000 = AIF1BCLK 1001 = AIF2BCLK 1001 = AIF3BCLK 1011 = AIF4BCLK 1011 = AIF4BCLK 1111 = FLL_AO All other codes are reserved R290 (0x0122) DSP_CLK_ FREQ[15:0] DSP_CLK_ FREQ[15:0] DSP_CLK_ FREQ[15:0] DSP_CLK_ FREQ[15:0] Ox0000 DSPCLK Frequency Coded as LSB = 1/64 MHz, Valid from 5.6 MHz to 148 MHz. Note that, if this field is written while DSP_CLK is enabled, the new frequency does not become effective until DSP_CLK_SRC is updated. To reconfigure DSPCLK while DSP_CLK_ is enabled, the DSP_CLK_FREQ field must be updated before DSP_CLK_SRC. Ox0000 FLL_AO Frequency Coded as LSB = 1/64 MHz, Valid from 45 MHz to 50 MHz. R294 (0x0126) 15:0 DSP_CLK_ Ox0000 DSPCLK Frequency (Read only)			SRC[3:0]				
0101 = FLL2 (x1.5) 0111 = FLL_AO (x3) 1000 = AIF1BCLK 1001 = AIF2BCLK 1001 = AIF3BCLK 1010 = AIF3BCLK 1011 = AIF4BCLK 1011					0001 = MCLK2		
D111 = FLL_AO (x3) 1000 = AIF1BCLK 1001 = AIF2BCLK 1001 = AIF3BCLK 1010 = AIF3BCLK 1011 = AIF4BCLK 1011 = AIF4BCLK 1011 = AIF4BCLK 1011 = FLL_AO All other codes are reserved R290 (0x0122)					0100 = FLL1 (x1.5)		
1000 = AIF1BCLK 1001 = AIF2BCLK 1010 = AIF3BCLK 1010 = AIF3BCLK 1011 = AIF4BCLK 1011 = AIF4BCLK 1111 = FLL_AO All other codes are reserved					0101 = FLL2 (x1.5)		
1001 = AIF2BCLK 1010 = AIF3BCLK 1011 = AIF4BCLK 1011 = AIF4BCLK 1011 = AIF4BCLK 1111 = FLL_AO All other codes are reserved					0111 = FLL_AO (x3)		
1010 = AIF3BCLK 1011 = AIF4BCLK 1011 = AIF4BCLK 1111 = FLL_AO All other codes are reserved					1000 = AIF1BCLK		
1011 = AIF4BCLK 1111 = FLL_AO All other codes are reserved					1001 = AIF2BCLK		
Till = FLL_AO					1010 = AIF3BCLK		
All other codes are reserved R290 (0x0122) DSP_CLK_ PREQ[15:0] DSP_CLK Frequency Coded as LSB = 1/64 MHz, Valid from 5.6 MHz to 148 MHz. Note that, if this field is written while DSPCLK is enabled, the new frequency does not become effective until DSP_CLK_SRC is updated. To reconfigure DSPCLK while DSPCLK is enabled, the DSP_CLK_FREQ field must be updated before DSP_CLK_SRC. R292 (0x0124) DSP_Clock_3 R294 (0x0126) 15:0 DSP_CLK_ DX0000 DSPCLK Frequency (Read only)					1011 = AIF4BCLK		
R290 (0x0122) 15:0 DSP_CLK_ FREQ[15:0] 0x0000 DSPCLK Frequency Coded as LSB = 1/64 MHz, Valid from 5.6 MHz to 148 MHz. Note that, if this field is written while DSPCLK is enabled, the new frequency does not become effective until DSP_CLK_SRC is updated. To reconfigure DSPCLK while DSPCLK is enabled, the DSP_CLK_FREQ field must be updated before DSP_CLK_SRC. 0x0000 FLL_AO Frequency FLL_AO Frequency Coded as LSB = 1/64 MHz, Valid from 45 MHz to 50 MHz. R294 (0x0126) 15:0 DSP_CLK_ 0x0000 DSPCLK Frequency (Read only)					1111 = FLL_AO		
R290 (0x0122) 15:0 DSP_CLK_ FREQ[15:0] 0x0000 DSPCLK Frequency Coded as LSB = 1/64 MHz, Valid from 5.6 MHz to 148 MHz. Note that, if this field is written while DSPCLK is enabled, the new frequency does not become effective until DSP_CLK_SRC is updated. To reconfigure DSPCLK while DSPCLK is enabled, the DSP_CLK_FREQ field must be updated before DSP_CLK_SRC. 0x0000 FLL_AO Frequency FLL_AO Frequency Coded as LSB = 1/64 MHz, Valid from 45 MHz to 50 MHz. R294 (0x0126) 15:0 DSP_CLK_ 0x0000 DSPCLK Frequency (Read only)					_		
DSP_Clock_2 FREQ[15:0] Coded as LSB = 1/64 MHz, Valid from 5.6 MHz to 148 MHz. Note that, if this field is written while DSPCLK is enabled, the new frequency does not become effective until DSP_CLK_SRC is updated. To reconfigure DSPCLK while DSPCLK is enabled, the DSP_CLK_FREQ field must be updated before DSP_CLK_SRC. R292 (0x0124) DSP_Clock_3 R294 (0x0126) 15:0 DSP_CLK_ 0x0000 DSPCLK Frequency (Read only)	R290 (0x0122)	15:0	DSP_CLK	0x0000			
Note that, if this field is written while DSPCLK is enabled, the new frequency does not become effective until DSP_CLK_SRC is updated. To reconfigure DSPCLK while DSPCLK is enabled, the DSP_CLK_FREQ field must be updated before DSP_CLK_SRC. R292 (0x0124)	DSP_Clock_2						
not become effective until DSP_CLK_SRC is updated. To reconfigure DSPCLK while DSPCLK is enabled, the DSP_CLK_FREQ field must be updated before DSP_CLK_SRC. R292 (0x0124)							
DSP_CLK_SRC.					not become effective until DSP_CLK_SRC is updated. To reconfigure DSPCLK		
R292 (0x0124) 15:0 FLL_AO_ Ox0000 FLL_AO Frequency DSP_Clock_3 FREQ[15:0] Coded as LSB = 1/64 MHz, Valid from 45 MHz to 50 MHz. R294 (0x0126) 15:0 DSP_CLK_ Ox0000 DSPCLK Frequency (Read only)					while DSPCLK is enabled, the DSP_CLK_FREQ field must be updated before		
DSP_Clock_3 FREQ[15:0] Coded as LSB = 1/64 MHz, Valid from 45 MHz to 50 MHz. R294 (0x0126) 15:0 DSP_CLK_ 0x0000 DSPCLK Frequency (Read only)							
R294 (0x0126) 15:0 DSP_CLK_ 0x0000 DSPCLK Frequency (Read only)	, ,	15:0		0x0000			
`							
DSP_Clock_4 FREQ_STS[15:0] Coded as LSB = 1/64 MHz.	R294 (0x0126)	15:0	DSP_CLK_	0x0000	1 31		
	DSP_Clock_4		FREQ_STS[15:0]		Coded as LSB = 1/64 MHz.		



Register Address	Bit	Label	Default	Description		
R295 (0x0127)	3:0	DSP_CLK_SRC_	0101	DSPCLK Source (Read only)		
DSP_Clock_5		STS[3:0]		0000 = MCLK1		
				0001 = MCLK2		
				0100 = FLL1 (x1.5)		
				0101 = FLL2 (x1.5)		
				0111 = FLL_AO (x3)		
				1000 = AIF1BCLK		
				1001 = AIF2BCLK		
				1010 = AIF3BCLK		
				1011 = AIF4BCLK		
				1111 = FLL_AO		
R329 (0x0149)	15	OPCLK_ENA	0	OPCLK Enable		
Output_system_				0 = Disabled		
clock				1 = Enabled		
	7:3	OPCLK_DIV[4:0]	0x00	OPCLK Divider		
				0x02 = Divide by 2		
				0x04 = Divide by 4		
				0x06 = Divide by 6		
				(even numbers only)		
				0x1E = Divide by 30		
				Note that only even numbered divisions (2, 4, 6, etc.) are valid selections.		
		000116 05110 01		All other codes are reserved when the OPCLK signal is enabled.		
	2:0	OPCLK_SEL[2:0]	000	OPCLK Source Frequency		
				000 = 6.144 MHz (5.6448 MHz)		
				001 = 12.288 MHz (11.2896 MHz)		
				010 = 24.576 MHz (22.5792 MHz)		
				011 = 49.152 MHz (45.1584 MHz)		
				All other codes are reserved The frequencies in brackets apply for 44.1 kHz–related SYSCLK rates only (i.e.,		
				SAMPLE_RATE_n = 01XXX).		
				The OPCLK Source Frequency must be less than or equal to the SYSCLK		
				frequency.		
R330 (0x014A)	15	OPCLK_ASYNC_	0	OPCLK_ASYNC Enable		
Output_async_		ENA		0 = Disabled		
clock				1 = Enabled		
	7:3	OPCLK_ASYNC_	0x00	OPCLK_ASYNC Divider		
		DIV[4:0]		0x02 = Divide by 2		
				0x04 = Divide by 4		
				0x06 = Divide by 6		
				(even numbers only)		
				0x1E = Divide by 30		
				Note that only even numbered divisions (2, 4, 6, etc.) are valid selections.		
				All other codes are reserved when the OPCLK_ASYNC signal is enabled.		
	2:0	OPCLK_ASYNC_	000	OPCLK_ASYNC Source Frequency		
		SEL[2:0]		000 = 6.144 MHz (5.6448 MHz)		
				001 = 12.288 MHz (11.2896 MHz)		
				010 = 24.576 MHz (22.5792 MHz)		
				011 = 49.152 MHz (45.1584 MHz)		
				All other codes are reserved		
				The frequencies in brackets apply for 44.1 kHz–related ASYNCCLK rates only (i.e., ASYNC_SAMPLE_RATE_n = 01XXX).		
				The OPCLK_ASYNC Source Frequency must be less than or equal to the ASYNCCLK frequency.		



Register Address	Bit	Label	Default	Description		
R334 (0x014E)	8	MCLK2_PD	0	MCLK2 Pull-Down Control		
Clock_Gen_Pad_				0 = Disabled		
Ctrl				1 = Enabled		
	7	MCLK1_PD	0	MCLK1 Pull-Down Control		
				0 = Disabled		
				1 = Enabled		
R338 (0x0152)	4	TRIG_ON_	0	Automatic Sample-Rate Detection Start-Up select		
Rate_Estimator_1		STARTUP		0 = Do not trigger Write Sequencer on initial detection		
				1 = Always trigger the Write Sequencer on sample-rate detection		
	3:1	LRCLK_SRC[2:0]	000	Automatic Sample-Rate Detection source		
				000 = AIF1LRCLK		
				010 = AIF2LRCLK		
				100 = AIF3LRCLK		
				110 = AIF4LRCLK		
				All other codes are reserved		
	0	RATE_EST_ENA	0	Automatic Sample-Rate Detection control		
				0 = Disabled		
				1 = Enabled		
R339 (0x0153)	4:0	SAMPLE_RATE_	0x00	Automatic Detection Sample Rate A		
Rate_Estimator_2		DETECT_A[4:0]		(Up to four different sample rates can be configured for automatic detection.)		
				Field coding is same as SAMPLE_RATE_n.		
R340 (0x0154)	4:0	SAMPLE_RATE_	0x00	Automatic Detection Sample Rate B		
Rate_Estimator_3		DETECT_B[4:0]		(Up to four different sample rates can be configured for automatic detection.)		
				Field coding is same as SAMPLE_RATE_n.		
R341 (0x0155)	4:0	SAMPLE_RATE_	0x00	Automatic Detection Sample Rate C		
Rate_Estimator_4		DETECT_C[4:0]		(Up to four different sample rates can be configured for automatic detection.)		
				Field coding is same as SAMPLE_RATE_n.		
R342 (0x0156)	4:0	SAMPLE_RATE_	0x00	Automatic Detection Sample Rate D		
Rate_Estimator_5		DETECT_D[4:0]		(Up to four different sample rates can be configured for automatic detection.)		
				Field coding is same as SAMPLE_RATE_n.		



Table 4-110. Clocking Control (Cont.)

Register Address	Bit	Label	Default	Description		
R352 (0x0160)	15:13	ASYNC_CLK_	000	ASYNCCLK Frequency (Read only)		
Clocking_debug_5		FREQ_STS[2:0]		000 = 6.144 MHz (5.6448 MHz)		
				001 = 12.288 MHz (11.2896 MHz)		
				010 = 24.576 MHz (22.5792 MHz)		
				011 = 49.152 MHz (45.1584 MHz)		
				100 = 98.304 MHz (90.3168 MHz)		
				All other codes are reserved		
				The frequencies in brackets apply for 44.1 kHz–related sample rates only (i.e., ASYNC_SAMPLE_RATE_n = 01XXX).		
	12:9	ASYNC_CLK_	0000	ASYNCCLK Source (Read only)		
		SRC_STS[3:0]		0000 = MCLK1		
				0001 = MCLK2		
				0100 = FLL1		
				0101 = FLL2		
				0111 = FLL_AO (x2)		
				1000 = AIF1BCLK		
				1001 = AIF2BCLK		
				1010 = AIF3BCLK		
				1011 = AIF4BCLK		
				1111 = FLL_AO		
				All other codes are reserved		
	6:4	SYSCLK_FREQ_	000	SYSCLK Frequency (Read only)		
		STS[2:0]		000 = 6.144 MHz (5.6448 MHz)		
				001 = 12.288 MHz (11.2896 MHz)		
				010 = 24.576 MHz (22.5792 MHz)		
				011 = 49.152 MHz (45.1584 MHz)		
				100 = 98.304 MHz (90.3168 MHz)		
				All other codes are reserved		
				The frequencies in brackets apply for 44.1 kHz–related sample rates only (i.e., SAMPLE_RATE_n = 01XXX).		
	3:0	SYSCLK_SRC_	0000	SYSCLK Source (Read only)		
		STS[3:0]		0000 = MCLK1		
				0001 = MCLK2		
				0100 = FLL1		
				0101 = FLL2		
				0111 = FLL_AO (x2)		
				1000 = AIF1BCLK		
				1001 = AIF2BCLK		
				1010 = AIF3BCLK		
				1011 = AIF4BCLK		
				1111 = FLL_AO		
				All other codes are reserved		

In AIF Slave Modes, it is important to ensure that the applicable clock domain (SYSCLK or ASYNCCLK) is synchronized with the associated external LRCLK. This can be achieved by selecting an MCLK input that is derived from the same reference as the LRCLK, or can be achieved by selecting the external BCLK or LRCLK signal as a reference input to one of the FLLs, as a source for SYSCLK or ASYNCCLK.

If the AIF clock domain is not synchronized with the LRCLK, clicks arising from dropped or repeated audio samples occur, due to the inherent tolerances of multiple, asynchronous, system clocks. See Section 5.4 for further details on valid clocking configurations.

4.17.6 BCLK and LRCLK Control

The digital audio interfaces (AIF1–AIF4) use BCLK and LRCLK signals for synchronization. In Master Mode, these are output signals, generated by the CS47L90. In Slave Mode, these are input signals to the CS47L90. It is also possible to support mixed master/slave operation.



The BCLK and LRCLK signals are controlled as shown in Fig. 4-64. See Section 4.8 for details of the associated control fields.

Note that the BCLK and LRCLK signals are synchronized to SYSCLK or ASYNCCLK, depending upon the applicable clock domain for the respective interface. See Section 4.3.14 for further details.




Figure 4-64. BCLK and LRCLK Control

4.17.7 Control Interface Clocking

Register map access is possible with or without a system clock—there is no requirement for SYSCLK, or any other system clock, to be enabled when accessing the register map. See Section 4.18 for details of control register access.

Timing specifications for each of the control interfaces are provided in Table 3-19—Table 3-21. In some applications, additional system-wide constraints must be observed to ensure control interface limits are not exceeded. These constraints need to be considered if any of the following conditions is true.



- SYSCLK is enabled and is < 22.5792 MHz
- Control-register access is scheduled at register address 0x8_0000 or above
- · Control-register access is scheduled on more than one of the control interfaces simultaneously

The control interface limits vary depending on the system clock (SYSCLK or DSPCLK) configuration, the address of the control register access, and on which control interfaces are being used.

Table 4-111 describes valid system conditions for accessing the codec registers (below 0x8_0000). The control interfaces must operate within the limits represented by one of the permitted configurations shown, in accordance with the applicable SYSCLK frequency.

Table 4-111. Maximum SPI/SLIMbus Clock Speeds—Codec Register Access

SYSCLK Condition	SPI1	SPI2	SLIMbus	Description	
SYSCLK is disabled, or SYSCLK ≥ 22.5792 MHz	26 MHz	26 MHz	27 MHz	Full concurrent SPI1/SPI2/SLIMbus capability for codec register access.	
SYSCLK = 12.288 MHz	26 MHz	_	_	One high speed interface.	
	_	26 MHz	_	7	
	_	_	27 MHz		
	24.576 MHz	24.576 MHz	_	Two SPI interfaces, no SLIMbus.	
	13 MHz	_	24.576 MHz	One SPI interface, and SLIMbus.	
	_	13 MHz	24.576 MHz	7	
	12 MHz	_	27 MHz	7	
	_	12 MHz	27 MHz	7	
	10 MHz	10 MHz	24.576 MHz	Two SPI interfaces, and SLIMbus.	
	9 MHz	9 MHz	27 MHz	7	
SYSCLK = 11.2896 MHz	26 MHz	_	_	One high speed interface.	
	_	26 MHz	_	7	
	_	_	27 MHz		
	22.5792 MHz	22.5792 MHz	_	Two SPI interfaces, no SLIMbus.	
	12 MHz	_	22.5792 MHz	One SPI interface, and SLIMbus.	
	_	12 MHz	22.5792 MHz		
	9 MHz	_	27 MHz	7	
	_	9 MHz	27 MHz	7	
	9 MHz	9 MHz	22.5792 MHz	Two SPI interfaces, and SLIMbus.	
	7 MHz	7 MHz	27 MHz	7	
SYSCLK < 11.2896 MHz	13 MHz	_	_	One high speed interface.	
	_	13 MHz	_	7	
	_	_	27 MHz	7	

Notes:

- If SYSCLK < 11.2896 MHz, simultaneous register access via multiple control interfaces should not be attempted.
- If SYSCLK is disabled, full concurrent SPI1/SPI2/SLIMbus capability for codec register access is supported.
- The SPI interface limits noted above are only applicable if the SPI interface is accessing codec registers. Options shown with "—" in the SPI columns represent use cases where the respective SPIn interface is either unused, or is being used to access the DSP registers.
- The SLIMbus interface limits noted above are only applicable if multibyte burst transfers of more than 8 bytes are scheduled. Options shown with "—" in the SLIMbus column represent use cases where SLIMbus is either unused, or is configured to support any combination of audio channels, burst transfers ≤ 8 bytes, or bulk data transfer channels.
- Register access via the I²C interface is supported at all times, regardless of the SPI/SLIMbus loading.



Table 4-112 describes valid system conditions for accessing the DSP firmware registers (0x8_0000 and above). The control interfaces must operate within the limits represented by one of the permitted configurations shown, in accordance with the applicable DSPCLK frequency.

DSPCLK Condition SPI1 SPI2 **SLIMbus** Description DSPCLK is disabled, or 26 MHz One high speed interface. DSPCLK ≥ 45 MHz 26 MHz 27 MHz Two SPI interfaces, no SLIMbus. 26 MHz 26 MHz 24.576 MHz 26 MHz One SPI interface, and SLIMbus. 26 MHz 24.576 MHz 21 MHz 27 MHz 21 MHz 27 MHz 16 MHz 16 MHz 24.576 MHz Two SPI interfaces, and SLIMbus. 14 MHz 14 MHz 27 MHz 24.576 MHz ≤ DSPCLK < 45 MHz 26 MHz One high speed interface. 26 MHz 24.576 MHz 13 MHz 13 MHz Two SPI interfaces, no SLIMbus. 12.288 MHz ≤ DSPCLK < 24.576 MHz 13 MHz One high speed interface. 13 MHz 12.288 MHz

Table 4-112. Maximum SPI/SLIMbus Clock Speeds—DSP Firmware Register Access

Notes:

- If DSPCLK < 24.576MHz, simultaneous register access via multiple control interfaces should not be attempted.
- If DSPCLK is disabled, the valid configurations are the same as for DSPCLK ≥ 45MHz.
- The SPI interface limits noted above are only applicable if the SPI interface is accessing DSP registers. Options shown with "—" in the SPI column represent use cases where the respective SPIn interface is either unused, or is being used to access the codec registers.
- The SLIMbus interface limits noted above are only applicable if multibyte burst transfers of more than 8 bytes are scheduled. Options shown with "—" in the SLIMbus column represent use cases where SLIMbus is either unused, or is configured to support any combination of audio channels, burst transfers ≤ 8 bytes, or bulk data transfer channels.
- Register access via the I²C interface is supported at all times, regardless of the SPI/SLIMbus loading.

4.17.8 Frequency-Locked Loop (FLL1, FLL2)

Three integrated FLLs are provided to support the clocking requirements of the CS47L90. These can be configured according to the available reference clocks and the application requirements. The reference clock may use a high frequency (e.g., 12.288 MHz) or low frequency (e.g., 32.768 kHz). The FLL is tolerant of jitter and may be used to generate a stable output clock from a less stable input reference.

There are two FLL implementations on the CS47L90:

- FLL1 and FLL2 incorporate two subsystems in each—the main loop and the synchronizer loop—providing an
 advanced capability to use more than one reference clock to achieve best performance. FLL1 and FLL2 are
 described in the following subsections.
- FLL_AO is low-power FLL that supports additional always-on capability to provide system clocking when other references are unavailable or disabled. FLL_AO is described in Section 4.17.9.

4.17.8.1 Overview

The FLL characteristics are summarized in Table 3-11. In normal operation, the FLL output is frequency locked to an input clock reference. The FLL can be used to generate a free-running clock in the absence of any external reference, as described in Section 4.17.8.7. Configurable spread-spectrum modulation can be applied to the FLL outputs, to control electro-magnetic interference (EMI) effects.

Each FLL comprises two subsystems—the main loop and the synchronizer loop; these can be used together to maintain best frequency accuracy and noise (jitter) performance across multiple use cases. The two-loop design enables the FLL to synchronize effectively to an input clock that may be intermittent or noisy, while also achieving the performance benefits of a stable clock reference that may be asynchronous to the audio data.



The main loop takes a constant and stable clock reference as its input. For best performance, a high-frequency (e.g., 12.288 MHz) reference is recommended. The main FLL loop is free running without any clock reference if the input signal is removed; it can also be configured to initiate an output in the absence of any reference signal.

The synchronizer loop takes a separate clock reference as its input. The synchronizer input may be intermittent (e.g., during voice calls only). The FLL uses the synchronizer input, when available, as the frequency reference. To achieve the designed performance advantage, the synchronizer input must be synchronous with the audio data.

Note that, if only a single clock input reference is used, this must be configured as the main FLL input reference. The synchronizer should be disabled in this case.

The synchronizer loop should only be used when the main loop clock reference is present. If the input reference to the main FLL is intermittent, or may be interrupted unexpectedly, the synchronizer should be disabled.

4.17.8.2 FLL Enable

The FLL is enabled by setting FLLn_ENA (where n = 1 or 2 for the corresponding FLL). The FLL synchronizer is enabled by setting FLLn SYNC ENA.

Note that the other FLL fields should be configured before enabling the FLL; the FLL*n*_ENA and FLL*n*_SYNC_ENA bits should be set as the final step of the FLL*n* enable sequence.

The FLL supports configurable free-running operation, using the FLLn_FREERUN bits described in Section 4.17.8.7. Note that, once the FLL output has been established, the FLL is always free running if the input reference clock is stopped, regardless of the FLLn FREERUN bits.

To disable the FLL while the input reference clock has stopped, FLLn FREERUN must be set before clearing FLLn ENA.

When changing FLL settings, it is recommended to disable the FLL by clearing the FLLn_ENA bit before updating the other register fields. Some of the FLL configuration registers can be updated while the FLL is enabled, as described in Section 4.17.8.4. As a general rule, however, it is recommended to configure the FLL (and FLL Synchronizer, if applicable), before setting the corresponding x ENA bits.

When changing the input reference frequency F_{REF} , the FLL should be reset by clearing the FLL n_ENA bit before updating the affected register fields. If reconfiguration of the input reference is required and continuous operation of the FLL must be supported during the changeover, Free-Running Mode must be selected before updating the FLL configuration. A minimum delay of $32\mu s$ should be allowed between selecting Free-Running Mode and writing to the required FLL register fields. The FLL n_ENL_E FREERUN bit must remain set until after the FLL has been reconfigured.

The FLL configuration is shown in Fig. 4-65.




Figure 4-65. FLL1/FLL2 Configuration



The procedure for configuring the FLL is described in the following subsections. Note that the configuration of the main FLL path and the FLL synchronizer path are very similar. One or both paths must be configured, depending on the application requirements:

- If a single clock input reference is used, only the main FLL path should be used.
- If the input reference to the main FLL is intermittent, or may be interrupted unexpectedly, only the main FLL path should be used.
- If two clock input references are used, the constant or low-noise clock is configured on the main FLL path and the high-accuracy clock is configured on the FLL synchronizer path. Note that the synchronizer input must be synchronous with the audio data.

The following description is applicable to FLL1 and FLL2. The associated control fields are described in Table 4-115 and Table 4-116.

4.17.8.3 Input Frequency Control

The main input reference is selected using FLL*n*_REFCLK_SRC. The synchronizer input reference is selected using FLL*n* SYNCCLK SRC. The available options in each case are MCLK1, MCLK2, SLIMCLK, AIF*n*BCLK, or AIF*n*LRCLK.

The SLIMCLK reference is controlled by an adaptive divider on the external SLIMCLK input. The divider automatically adapts to the SLIMbus clock gear, to provide a constant reference frequency for the FLL—see Section 4.11.

The FLLn_REFCLK_DIV field controls a programmable divider on the main input reference. The FLLn_SYNCCLK_DIV field controls a programmable divider on the synchronizer input reference. Each input can be divided by 1, 2, 4 or 8. The divider should be configured to bring each reference down to 13.5 MHz or below. For best performance, it is recommended that the highest possible frequency—within the 13.5 MHz limit—should be selected.

4.17.8.4 Output Frequency Control—Main Loop

The FLL output frequency, relative to the main input reference F_{RFF}, is a function of the following:

- The FLL oscillator frequency, F_{VCO}
- The frequency ratio set by FLLn FRATIO
- The real number represented by N.K. (N = integer; K = fractional portion)

The F_{VCO} frequency must be in the range 90–104 MHz.

If the FLL is selected as SYSCLK or ASYNCCLK source, the respective F_{VCO} frequency must be exactly 98.304 MHz (for 48 kHz–related sample rates) or 90.3168 MHz (for 44.1 kHz–related sample rates).

If the FLL is selected as DSPCLK source, the DSPCLK frequency is $F_{VCO} \times 1.5$. Note that the DSPCLK can be divided to lower clocking rates for each individual DSP.

The FLL clock can be configured as a GPIO output; a programmable divider supports division ratios in the range 2 through 127, enabling a wide range of GPIO clock output frequencies.

Note: The chosen F_{VCO} frequency can be used to support multiple outputs simultaneously (e.g., SYSCLK, DSPCLK, and GPIO), as shown in Fig. 4-65.

The FLL oscillator frequency, F_{VCO} is set according to the following equation:

$$F_{VCO} = (F_{RFF} \times N.K \times FLLn FRATIO)$$

The value of N.K can thus be determined as follows:

$$N.K = F_{VCO} / (FLL_{n_FRATIO} \times F_{RFF})$$

It is recommended to calculate N.K using an initial assumption of FLL_n _FRATIO = 1. If N > 1023, FLL_n _FRATIO should be incremented until N < 1024.

Note that, in the above equations, the following interpretations are assumed:

• F_{RFF} is the input frequency, after division by FLLn_REFCLK_DIV, where applicable



FLLn_FRATIO is the F_{VCO} clock ratio (1, 2, 3, ... 16)

The value of N is held in FLLn N.

The value of K is determined by the ratio $FLLn_THETA / FLLn_LAMBDA$. In fractional mode ($FLLn_THETA > 0$), the $FLLn_THETA$ and $FLLn_LAMBDA$ fields can be derived as described in Section 4.17.8.6.

The FLL n_N , FLL n_T HETA, and FLL n_L AMBDA fields are all coded as integers (LSB = 1).

The FLLn_CTRL_UPD bit controls the updating of the FLLn_N or FLLn_THETA fields:

• If the FLLn_N or FLLn_THETA fields are updated while the FLL is enabled (FLLn_ENA = 1), the new values are only effective when a 1 is written to FLLn_CTRL_UPD. This makes it possible to update the two fields simultaneously, without disabling the FLL.

Note that, if the FLL is disabled (FLLn_ENA = 0), the FLLn_N and FLLn_THETA fields can be updated without writing to FLLn_CTRL_UPD.

The FLL*n*_GAIN and FLL*n*_PHASE_ENA fields should be set as shown in Table 4-113, depending on F_{REF}, FLL*n*_ THETA, and whether the FLL synchronizer is enabled.

Note: When writing to the FLL*n*_PHASE_ENA bit, take care not to change other nonzero bits that are configured at the same register address.

Condition FLLn_GAIN FLLn_PHASE_ENA Synchronizer disabled (FLLn SYNC ENA = 0) and 0x2 F_{REF} < 768 kHz $FLL Integer Mode (FLL n_THETA = 0)$ $F_{REF} \ge 768 \text{ kHz}$ 0x3 Synchronizer enabled (FLLn_SYNC_ENA = 1) or F_{REF} < 100 kHz 0x0 0 FLL Fractional Mode (FLLn THETA > 0) $100 \text{ kHz} \le F_{REF} < 375 \text{ kHz}$ 0x2 $375 \text{ kHz} \leq F_{REF} < 1.5 \text{ MHz}$ 0x3 $1.5 \text{ MHz} \le F_{REF} < 6.0 \text{ MHz}$ 0x4 $F_{REF} \geq 6.0 \; MHz$ 0x5

Table 4-113. Selection of FLLn_GAIN and FLLn_PHASE_ENA

Note: F_{REF} is the input frequency, after division by FLLn_REFCLK_DIV, where applicable.

4.17.8.5 Output Frequency Control—Synchronizer Loop

A similar procedure applies for the derivation of the FLL synchronizer parameters—assuming that this function is used.

The FLLn_SYNC_FRATIO field selects the frequency division ratio of the FLL synchronizer input. The FLLn_GAIN and FLLn_SYNC_DFSAT fields are used to optimize the FLL, according to the input frequency. These fields should be set as described in Table 4-114.

Note: The $FLLn_SYNC_FRATIO$ coding differs from that of $FLLn_FRATIO$.

Table 4-114. Selection of FLLn_SYNC_FRATIO, FLLn_SYNC_GAIN, FLLn_SYNC_DFSAT

Condition	FLLn_SYNC_FRATIO	FLLn_SYNC_GAIN	FLLn_SYNC_DFSAT
$1 \text{ MHz} \le F_{SYNC} < 13.5 \text{ MHz}$	0x0 (divide by 1)	0x4 (16x gain)	0 (wide bandwidth)
256 kHz ≤ F _{SYNC} < 1 MHz	0x1 (divide by 2)	0x2 (4x gain)	0 (wide bandwidth)
128 kHz ≤ F _{SYNC} < 256 kHz	0x2 (divide by 4)	0x0 (1x gain)	0 (wide bandwidth)
64 kHz ≤ F _{SYNC} < 128 kHz	0x3 (divide by 8)	0x0 (1x gain)	1 (narrow bandwidth)
F _{SYNC} < 64 kHz	0x4 (divide by 16)	0x0 (1x gain)	1 (narrow bandwidth)

 $\textbf{Note:} \ \mathsf{F}_{\mathsf{SYNC}} \ \mathsf{is} \ \mathsf{the} \ \mathsf{synchronizer} \ \mathsf{input} \ \mathsf{frequency}, \ \mathsf{after} \ \mathsf{division} \ \mathsf{by} \ \mathsf{FLL} \\ n_\mathsf{SYNCCLK_DIV}, \ \mathsf{where} \ \mathsf{applicable}.$

The FLL oscillator frequency, F_{VCO}, is the same frequency calculated as described in Section 4.17.8.4.

The value of N.K (Sync) can be determined as follows:

N.K (Sync) =
$$F_{VCO}$$
 / (FLLn_SYNC_FRATIO × F_{SYNC})

Note that, in the above equation, the following interpretations are assumed:

- F_{SYNC} is the synchronizer input frequency, after division by FLLn SYNCCLK DIV, where applicable
- FLLn SYNC FRATIO is the F_{VCO} clock ratio (1, 2, 4, 8, or 16)



The value of N (Sync) is held in FLLn_SYNC_N.

The value of K (Sync) is determined by the ratio FLLn_SYNC_THETA / FLLn_SYNC_LAMBDA. See Section 4.17.8.6 to derive the recommended settings for these fields.

The $FLL_n_SYNC_N$, $FLL_n_SYNC_THETA$, and $FLL_n_SYNC_LAMBDA$ fields are all coded as integers (LSB = 1).

4.17.8.6 Calculation of Theta and Lambda

In Fractional Mode (FLLn THETA > 0), FLLn THETA and FLLn LAMBDA are calculated with the following steps:

1. Calculate GCD(FLL) using the Greatest Common Denominator function:

 $GCD(FLL) = GCD(FLLn_FRATIO \times F_{REF}, F_{VCO}),$

where GCD(x, y) is the greatest common denominator of x and y.

F_{REF} is the input frequency, after division by FLL*n*_REFCLK_DIV, where applicable.

2. Calculate FLLn_THETA and FLLn_LAMBDA using the following equations:

 $FLLn_THETA = (F_{VCO} - (FLL_N \times FLLn_FRATIO \times F_{REF})) / GCD(FLL)$ $FLLn_LAMBDA = (FLLn_FRATIO \times F_{REF}) / GCD(FLL)$

Note that the equivalent procedure is also used to derive FLL*n*_SYNC_THETA and FLL*n*_SYNC_LAMBDA from the corresponding synchronizer parameters.

Note also that, in Fractional Mode, the values of FLL*n*_THETA and FLL*n*_LAMBDA must be coprime (i.e., not divisible by any common integer). The calculation above ensures that the values are coprime.

The value of K must be less than 1 (i.e., FLLn THETA must be less than FLLn LAMBDA).

4.17.8.7 Free-Running FLL Mode

The FLL can generate a clock signal even if no external reference is available. This may be because the normal input reference has been interrupted, or may be during a standby or start-up period when no initial reference clock is available.

Free-Running FLL Mode is enabled by setting FLL*n*_FREERUN. Note that FLL*n*_ENA must also be enabled in Free-Running FLL Mode.

In Free-Running FLL Mode, the normal feedback mechanism of the FLL is halted and the FLL oscillates independently of the external input references.

If the FLL was previously operating normally (with an input reference clock), the FLL output frequency remains unchanged when Free-Running FLL Mode is enabled. The FLL output is independent of the input reference while operating with FLL*n* FREERUN = 1.

The main FLL loop always runs freely if the input reference clock is stopped (regardless of the FLLn_FREERUN setting). If FLLn FREERUN = 0, the FLL relocks to the input reference whenever it is available.

In Free-Running FLL Mode, (with FLLn_FREERUN = 1), the FLL integrator value (part of the feedback mechanism) can be commanded directly using FLLn_FRC_INTEG_VAL. The integrator value in this field is applied to the FLL when a 1 is written to FLLn_FRC_INTEG_UPD.

If the FLL is started up in Free-Running FLL Mode, (i.e., it was not previously running), the default value of FLL*n*_FRC_INTEG_VAL is applied.

The FLL integrator value (part of the feedback mechanism) can be read from the FLL_n _INTEG field; the value may be stored for later use. Note that the value of FLL_n INTEG is only valid if FLL_n FREERUN = 1 and FLL_n INTEG VALID = 1.

The FLL integrator setting does not ensure a specific output frequency for the FLL across all devices and operating conditions; some level of variation applies.

The free-running FLL clock may be selected as the SYSCLK, ASYNCCLK, or DSPCLK source, as shown in Fig. 4-63.



4.17.8.8 Spread-Spectrum FLL Control

The CS47L90 can apply modulation to the FLL outputs, using spread-spectrum techniques. This can be used to control the EMI characteristics of the circuits that are clocked via the FLLs.

Each FLL can be configured for triangle modulation, zero mean frequency modulation (ZMFM), or dither. The amplitude and frequency parameters of the spread spectrum functions is also programmable, using the fields described in Section 4.17.8.9.

4.17.8.9 FLL Control Registers

The FLL1 control registers are described in Table 4-115.

Example settings for a variety of reference frequencies and output frequencies are shown in Section 4.17.8.12.

Table 4-115. FLL1 Register Map

Register Address	Bit	Label	Default		Description				
R369 (0x0171)	1	FLL1_FREERUN	1	FLL1 Free-Running Mode	Enable				
FLL1_Control_1				0 = Disabled					
				1 = Enabled					
						ning FLL Mode, and the latest			
				integrator setting is mainta	nined				
	0	FLL1_ENA	0	FLL1 Enable					
				0 = Disabled					
				1 = Enabled					
				FLL fields have been confi	inal step of the FLL1 enab igured.	le sequence, i.e., after the other			
R370 (0x0172)	15	FLL1_CTRL_UPD	0	FLL1 Control Update					
FLL1_Control_2				Write 1 to apply the FLL1_		settings.			
				(Only valid if FLL1_ENA =	•				
	9:0	FLL1_N[9:0]	0x008	FLL1 Integer multiply for F	REF				
				(LSB = 1)					
				to FLL1_CTRL_UPD.		only effective when a 1 is written			
R371 (0x0173)	15:0	FLL1_	0x0018	FLL1 Fractional multiply for F _{REF} . Sets the numerator (multiply) part of the FLL1					
FLL1_Control_3	rol_3 THETA[15:0]			THETA/FLL1_LAMBDA ratio.					
				Coded as LSB = 1. If updated while the FLL is enabled, the new value is only effective when					
				to FLL1_CTRL_UPD.	enabled, the new value is	only effective when a 1 is written			
R372 (0x0174)	15:0	FLL1_	0x007D	FLL1 Fractional multiply fo	or F _{REF}				
FLL1_Control_4		LAMBDA[15:0]		This field sets the denomir ratio.	nator (dividing) part of the	FLL1_THETA/FLL1_LAMBDA			
				Coded as LSB = 1.					
R373 (0x0175)	11:8	FLL1_	0x0	FLL1 F _{VCO} clock divider					
FLL1_Control_5		FRATIO[3:0]		0x0 = 1	0x2 = 3				
				0x1 = 2	0x3 = 4	0xF = 16			
R374 (0x0176)	7:6	FLL1_REFCLK_	00	FLL1 Clock Reference Div	rider				
FLL1_Control_6		DIV[1:0]		00 = 1	10 = 4				
				01 = 2	11 = 8				
				MCLK (or other input refer	rence) must be divided do	wn to ≤13.5 MHz.			
	3:0	FLL1_REFCLK_	0000	FLL1 Clock source					
		SRC[3:0]		0000 = MCLK1	1001 = AIF2BCLK	1101 = AIF2LRCLK			
				0001 = MCLK2	1010 = AIF3BCLK	1110 = AIF3LRCLK			
				0011 = SLIMCLK	1011 = AIF4BCLK	1111 = AIF4LRCLK			
				1000 = AIF1BCLK	1100 = AIF1LRCLK	All other codes are reserved			
R375 (0x0177)	15	FLL1_FRC_	0 Write 1 to apply the FLL1_FRC_INTEG_VAL setting.						
FLL1_Loop_		INTEG_UPD		(Only valid if FLL1_FREEF					
Filter_Test_1	11:0	FLL1_FRC_ INTEG_VAL[11:0]	0x281	FLL1 Forced Integrator Va	llue				



Table 4-115. FLL1 Register Map (Cont.)

Register Address	Bit	Label	Default	Description			
R376 (0x0178)	15	FLL1_INTEG_	0	FLL1 Integrator Valid. In	dicates whether FLL1_INTE	G is valid	
FLL1_NCO_Test_		VALID		0 = Not valid			
0				1 = Valid			
	11:0	FLL1_INTEG[11:0]	0x000	FLL1 Integrator Value (Read-only). Indicates the current FLL1 integrator setting. Only valid if FLL1_INTEG_VALID = 1.			
R377 (0x0179)	5:2	FLL1_GAIN[3:0]	0000	FLL1 Gain			
FLL1_Control_7				0000 = 1	0011 = 8	0110 = 64	
				0001 = 2	0100 = 16	0111 = 128	
				0010 = 4	0101 = 32	1000–1111 = 256	
R378 (0x017A)	11	FLL1_PHASE_	1	FLL1 Phase Integrator (
FLL1_EFS_2		ENA		0 = Disabled			
				1 = Enabled			
R385 (0x0181)	0	FLL1_SYNC_ENA	0	FLL1 Synchronizer Enal	ble		
FLL1				0 = Disabled			
Synchroniser_1				1 = Enabled			
					e final step of the FLL1 synclizer fields have been configu	hronizer enable sequence, i.e., red.	
R386 (0x0182)	9:0	FLL1_SYNC_	0x000	FLL1 Integer multiply for	_		
FLL1		N[9:0]		(LSB = 1)			
Synchroniser_2				,			
R387 (0x0183)	15:0	FLL1_SYNC_	0x0000		FLL1 Fractional multiply for F _{SYNC}		
FLL1_		THETA[15:0]			rator (multiply) part of the FL	L1_SYNC_THETA/FLL1_	
Synchroniser_3				SYNC_LAMBDA ratio.			
				Coded as LSB = 1.			
R388 (0x0184)	15:0	FLL1_SYNC_	0x0000	FLL1 Fractional multiply			
FLL1_ Synchroniser_4		LAMBDA[15:0]		This field sets the denominator (dividing) part of the FLL1_SYNC_THETA/FLL1_SYNC_LAMBDA ratio.			
				Coded as LSB = 1.			
R389 (0x0185)	10:8	FLL1_SYNC_	000	FLL1 Synchronizer F _{VC0}			
FLL1_		FRATIO[2:0]		000 = 1	010 = 4	1XX = 16	
Synchroniser_5				001 = 2	011 = 8		
R390 (0x0186)	7:6	FLL1_SYNCCLK_	00	FLL1 Synchronizer Cloc			
FLL1_		DIV[1:0]		00 = 1	10 = 4		
Synchroniser_6				01 = 2	11 = 8		
					ference) must be divided dov	vn to ≤13.5 MHz.	
	3:0	FLL1_SYNCCLK_	0000	FLL1 Synchronizer Cloc			
		SRC		0000 = MCLK1	1001 = AIF2BCLK	1101 = AIF2LRCLK	
				0001 = MCLK2	1010 = AIF3BCLK	1110 = AIF3LRCLK	
				0011 = SLIMCLK	1011 = AIF4BCLK	1111 = AIF4LRCLK	
				1000 = AIF1BCLK	1100 = AIF1LRCLK	All other codes are reserved	
R391 (0x0187)	5:2	FLL1_SYNC_	0000	FLL1 Synchronizer Gair			
FLL1_		GAIN[3:0]		0000 = 1	0011 = 8	0110 = 64	
Synchroniser_7				0001 = 2	0100 = 16	0111 = 128	
				0010 = 4	0101 = 32	1000–1111 = 256	
	0	FLL1_SYNC_	1	FLL1 Synchronizer Band	dwidth		
		DFSAT		0 = Wide bandwidth			
				1 = Narrow bandwidth			



Table 4-115. FLL1 Register Map (Cont.)

Register Address	Bit	Label	Default	Desc	ription	
R393 (0x0189)	5:4	FLL1_SS_	00	FLL1 Spread Spectrum Amplitude. Contro	ols the extent of the spread-spectrum	
FLL1_Spread_		AMPL[1:0]		modulation.		
Spectrum				00 = 0.7% (triangle), 0.7% (ZMFM, dither)	10 = 2.3% (triangle), 2.6% (ZMFM, dither)	
				01 = 1.1% (triangle), 1.3% (ZMFM, dither)	11 = 4.6% (triangle), 5.2% (ZMFM, dither)	
	3:2	FLL1_SS_	00	FLL1 Spread Spectrum Frequency. Controls the spread spectrum modulation		
		FREQ[1:0]		frequency in Triangle Mode.		
				00 = 439 kHz	10 = 1.17 MHz	
				01 = 878 kHz	11 = 1.76 MHz	
	1:0	FLL1_SS_	00	FLL1 Spread Spectrum Select.		
		SEL[1:0]		00 = Disabled	10 = Triangle	
				01 = Zero Mean Frequency (ZMFM)	11 = Dither	

The FLL2 control registers are described in Table 4-116.

Table 4-116. FLL2 Register Map

Register Address	Bit	Label	Default		Description			
R401 (0x0191)	1	FLL2_FREERUN	1	FLL2 Free-Running Mod	de Enable			
FLL2_Control_1				0 = Disabled				
				1 = Enabled				
				The FLL feedback mechanism is halted in Free-Running FLL Mode, and the latest				
				integrator setting is main	ntained			
	0	FLL2_ENA	0	FLL2 Enable				
				0 = Disabled				
				1 = Enabled				
				FLL fields have been co		ole sequence, i.e., after the other		
R402 (0x0192)	15	FLL2_CTRL_UPD	0	FLL2 Control Update				
FLL2_Control_2					.2_N and FLL2_THETA field	settings.		
				(Only valid if FLL2_ENA	•			
	9:0	FLL2_N[9:0]	0x008	FLL2 Integer multiply fo	r F _{REF}			
				(LSB = 1)				
					is enabled, the new value is	only effective when a 1 is written		
R403 (0x0193)	15:0	FLL2	0v0018	to FLL2_CTRL_UPD. FLL2 Fractional multiply for F _{RFF} . Sets the numerator (multiply) part of the FLL2_				
FLL2 Control 3	13.0	THETA[15:0]	0,0010	THETA/FLL2_LAMBDA		or (multiply) part of the 1 LLZ_		
T LLZ_OOM(IOI_0				Coded as LSB = 1.				
				If updated while the FLL to FLL2_CTRL_UPD.	is enabled, the new value is	only effective when a 1 is written		
R404 (0x0194)	15:0	FLL2_	0x007D	FLL2 Fractional multiply	for F _{REF}			
FLL2_Control_4		LAMBDA[15:0]		This field sets the denor ratio.	minator (dividing) part of the	FLL2_THETA/FLL2_LAMBDA		
				Coded as LSB = 1.				
R405 (0x0195)	11:8	FLL2_	0x0	FLL2 F _{VCO} clock divider	r			
FLL2_Control_5		FRATIO[3:0]		0x0 = 1	0x2 = 3			
				0x1 = 2	0x3 = 4	0xF = 16		
R406 (0x0196)	7:6	FLL2_REFCLK_	00	FLL2 Clock Reference [Divider			
FLL2_Control_6		DIV[1:0]		00 = 1	10 = 4			
				01 = 2	11 = 8			
				MCLK (or other input re-	ference) must be divided do	wn to ≤13.5 MHz.		
	3:0	FLL2_REFCLK_	0000	FLL2 Clock source				
		SRC[3:0]		0000 = MCLK1	1001 = AIF2BCLK	1101 = AIF2LRCLK		
				0001 = MCLK2	1010 = AIF3BCLK	1110 = AIF3LRCLK		
				0011 = SLIMCLK	1011 = AIF4BCLK	1111 = AIF4LRCLK		
				1000 = AIF1BCLK	1100 = AIF1LRCLK	All other codes are reserved		



Table 4-116. FLL2 Register Map (Cont.)

Register Address	Bit	Label	Default		Description		
R407 (0x0197)	15	FLL2_FRC_	0	Write 1 to apply the FLL2	_FRC_INTEG_VAL setting.		
FLL2_Loop_		INTEG_UPD		(Only valid if FLL2_FREE	RUN = 1)		
Filter_Test_1	11:0	FLL2_FRC_ INTEG_VAL[11:0]	0x281	FLL2 Forced Integrator Value			
R408 (0x0198)	15	FLL2_INTEG_	0	FLL2 Integrator Valid. Indi	icates whether FLL2_INTE	G is valid	
FLL2_NCO_Test_		VALID		0 = Not valid			
0				1 = Valid			
	11:0	FLL2_INTEG[11:0]	0x000	FLL2 Integrator Value (Read-only). Indicates the current FLL2 integrator setting. Only valid if FLL2_INTEG_VALID = 1.			
R409 (0x0199)	5:2	FLL2_GAIN[3:0]	0000	FLL2 Gain			
FLL2_Control_7				0000 = 1	0011 = 8	0110 = 64	
				0001 = 2	0100 = 16	0111 = 128	
				0010 = 4	0101 = 32	1000–1111 = 256	
R410 (0x019A)	11	FLL2_PHASE_	1	FLL2 Phase Integrator Co	ontrol		
FLL2_EFS_2		ENA		0 = Disabled			
				1 = Enabled			
R417 (0x01A1)	0	FLL2_SYNC_ENA	0	FLL2 Synchronizer Enable	е		
FLL2_				0 = Disabled			
Synchroniser_1				1 = Enabled			
						hronizer enable sequence, i.e.,	
D440 (0x04A0)	0.0	ELLO CYNO	0,,000		er fields have been configu	red.	
R418 (0x01A2)	9:0	FLL2_SYNC_ N[9:0]	0x000	FLL2 Integer multiply for F	SYNC		
FLL2_ Synchroniser_2		[14[3.0]		(LSB = 1)			
R419 (0x01A3)	15:0	FLL2_SYNC_	0×0000	FLL2 Fractional multiply for	or Forgue		
FLL2	10.0	THETA[15:0]	0,0000	1	00	12 SYNC THETA/FIL2	
Synchroniser_3				This field sets the numerator (multiply) part of the FLL2_SYNC_THETA/FLL2_SYNC_LAMBDA ratio.			
, –				Coded as LSB = 1.			
R420 (0x01A4)	15:0	FLL2 SYNC	0x0000	FLL2 Fractional multiply for	or F _{SYNC}		
FLL2		LAMBDA[15:0]				FLL2_SYNC_THETA/FLL2_	
Synchroniser_4				SYNC_LAMBDA ratio.	,		
				Coded as LSB = 1.			
R421 (0x01A5)	10:8	FLL2_SYNC_	000	FLL2 Synchronizer F _{VCO}	clock divider		
FLL2_		FRATIO[2:0]		000 = 1	010 = 4	1XX = 16	
Synchroniser_5				001 = 2	011 = 8		
R422 (0x01A6)	7:6	FLL2_SYNCCLK_	00	FLL2 Synchronizer Clock	Reference Divider		
FLL2_		DIV[1:0]		00 = 1	10 = 4		
Synchroniser_6				01 = 2	11 = 8		
				MCLK (or other input refe	rence) must be divided dow	vn to ≤13.5 MHz.	
	3:0	FLL2_SYNCCLK_	0000	FLL2 Synchronizer Clock			
		SRC		0000 = MCLK1	1001 = AIF2BCLK	1101 = AIF2LRCLK	
				0001 = MCLK2	1010 = AIF3BCLK	1110 = AIF3LRCLK	
				0011 = SLIMCLK	1011 = AIF4BCLK	1111 = AIF4LRCLK	
				1000 = AIF1BCLK	1100 = AIF1LRCLK	All other codes are reserved	
R423 (0x01A7)	5:2	FLL2_SYNC_	0000	FLL2 Synchronizer Gain			
FLL2_		GAIN[3:0]		0000 = 1	0011 = 8	0110 = 64	
Synchroniser_7				0001 = 2	0100 = 16	0111 = 128	
				0010 = 4	0101 = 32	1000–1111 = 256	
	0	FLL2_SYNC_	1	FLL2 Synchronizer Bandy	vidth		
		DFSAT		0 = Wide bandwidth			
				1 = Narrow bandwidth			



Table 4-116. FLL2 Register Map (Cont.)

Register Address	Bit	Label	Default	Desc	ription
R425 (0x01A9)	5:4	FLL2_SS_	00	FLL2 Spread Spectrum Amplitude. Contro	ols the extent of the spread-spectrum
FLL2_Spread_		AMPL[1:0]		modulation.	
Spectrum				00 = 0.7% (triangle), 0.7% (ZMFM, dither)	10 = 2.3% (triangle), 2.6% (ZMFM, dither)
				01 = 1.1% (triangle), 1.3% (ZMFM, dither)	11 = 4.6% (triangle), 5.2% (ZMFM, dither)
	3:2	FLL2_SS_		FLL2 Spread Spectrum Frequency. Controls the spread spectrum modulation	
		FREQ[1:0]		frequency in Triangle Mode.	
				00 = 439 kHz	10 = 1.17 MHz
				01 = 878 kHz	11 = 1.76 MHz
	1:0	FLL2_SS_	00	FLL2 Spread Spectrum Select.	
		SEL[1:0]		00 = Disabled	10 = Triangle
				01 = Zero Mean Frequency (ZMFM)	11 = Dither

4.17.8.10 FLL Interrupts and GPIO Output

For each FLL, the CS47L90 provides an FLL lock signal, which indicates whether FLL lock has been achieved (i.e., the FLL is locked to the input reference signal).

The FLL lock signals are inputs to the interrupt control circuit and can be used to trigger an interrupt event; see Section 4.16.

The FLL lock signal can be output directly on a GPIO pin as an external indication of the FLL status. See Section 4.15 to configure a GPIO pin for these functions.

Clock output signals derived from the FLL can be output on a GPIO pin. See Section 4.15 to configure a GPIO pin for this function.

The FLL1/FLL2 configuration is shown in Fig. 4-65.

4.17.8.11 Example FLL Calculation

The following example illustrates how to derive the FLL1 register fields to generate an oscillator frequency (F_{VCO}) of 98.304 MHz from a 12.000-MHz reference clock (F_{REF}). This is suitable for generating SYSCLK at 98.304 MHz and/or DSPCLK at 147.456 MHz.

- 1. Set FLL1_REFCLK_DIV to generate F_{REF} ≤ 13.5 MHz:
 - FLL1_REFCLK_DIV = 00 (divide by 1)
- 2. Calculate N.K as given by N.K = F_{VCO} / (FLL1_FRATIO × F_{REF}). Assume FLL1_FRATIO = 0x0 (divide by 1). N.K = 98304000 / (1 × 12000000) = 8.192
- 3. Confirm that the calculated value of N is less than 1024.
- 4. Determine FLL1 N from the integer portion of N.K:
 - FLL1 N = 8 (0x008)
- 5. Determine GCD(FLL), as given by GCD(FLL) = GCD(FLL1_FRATIO \times F_{REF}, F_{VCO}):
 - $GCD(FLL) = GCD(1 \times 12000000, 98304000) = 96000$
- Determine FLL1_THETA, as given by FLL1_THETA = (F_{VCO} (FLL1_N × FLL1_FRATIO × F_{REF})) / GCD(FLL):

```
FLL1\_THETA = (98304000 - (8 \times 1 \times 12000000)) / 96000
FLL1\_THETA = 24 (0x0018)
```

7. Determine FLL1_LAMBDA, as given by FLL1_LAMBDA = (FLL1_FRATIO x F_{RFF}) / GCD(FLL):

```
FLL1_LAMBDA = (1 × 12000000) / 96000
FLL1_LAMBDA = 125 (0x007D)
```

8. Determine FLL1 GAIN and FLL1 PHASE ENA as specified in Section 4.17.8.4:

```
FLL1_GAIN = 0x5
FLL1_PHASE_ENA = 1
```



4.17.8.12 Example FLL Settings

Table 4-117 shows FLL settings for generating an oscillator frequency (F_{VCO}) of 98.304 MHz from a variety of low- and high-frequency reference inputs. This is suitable for generating SYSCLK at 98.304 MHz and/or DSPCLK at 147.456 MHz.

F _{SOURCE}	F _{VCO} (MHz) ¹	F _{REF} Divider ²	FRATIO ²	N.K ³	FLL <i>n</i> _N	FLL <i>n</i> _ THETA	FLL <i>n</i> _ LAMBDA	FLL <i>n_</i> GAIN ⁴	FLL <i>n</i> _ PHASE_ ENA ⁴
32.000 kHz	98.304	1	4	768	0x300	0x0000	0x0001	0x2	1
32.768 kHz	98.304	1	3	1000	0x3E8	0x0000	0x0001	0x2	1
48 kHz	98.304	1	3	682.6667	0x2AA	0x0002	0x0003	0x0	0
128 kHz	98.304	1	1	768	0x300	0x0000	0x0001	0x2	1
512 kHz	98.304	1	1	192	0x0C0	0x0000	0x0001	0x2	1
1.536 MHz	98.304	1	1	64	0x040	0x0000	0x0001	0x3	1
3.072 MHz	98.304	1	1	32	0x020	0x0000	0x0001	0x3	1
11.2896 MHz	98.304	1	1	8.7075	0x008	0x0068	0x0093	0x5	0
12.000 MHz	98.304	1	1	8.192	0x008	0x0018	0x007D	0x5	0
12.288 MHz	98.304	1	1	8	0x008	0x0000	0x0001	0x3	1
13.000 MHz	98.304	1	1	7.5618	0x007	0x0391	0x0659	0x5	0
19.200 MHz	98.304	2	1	10.24	0x00A	0x0006	0x0019	0x5	0
24 MHz	98.304	2	1	8.192	0x008	0x0018	0x007D	0x5	0
26 MHz	98.304	2	1	7.5618	0x007	0x0391	0x0659	0x5	0
27 MHz	98.304	2	1	7.2818	0x007	0x013D	0x0465	0x5	0

Table 4-117. Example FLL Settings

The FLL synchronizer, when used, is configured similarly to the FLL main loop, using the corresponding register fields. Note that the recommended FRATIO and GAIN settings on the FLL synchronizer circuit differ from those of the main loop—the FLLn_SYNC_FRATIO, FLLn_GAIN and FLLn_SYNC_DFSAT fields are set as described in Table 4-114.

Note that the FLLn SYNC FRATIO coding differs from that of FLLn FRATIO.

Table 4-118 shows FLL synchronizer settings for generating an oscillator frequency (F_{VCO}) of 98.304 MHz from a variety of low- and high-frequency reference inputs.

FLLn FLL*n* FLL*n* FLL*n* FLL*n* FRATIO² N.K 3 F_{VCO} (MHz) 1 F_{RFF} Divider² SYNC SYNC SYNC F_{SOURCE} SYNC SYNC_N **THETA LAMBDA GAIN DFSAT** 32.000 kHz 98.304 192 0x0C0 0x0000 0x0001 0x0 16 1 1 32.768 kHz 98.304 1 16 187.5 0x0BB 0x0001 0x0002 0x0 1 48 kHz 16 128 0x080 0x0000 0x0001 0x0 1 98.304 1 4 192 0x0001 128 kHz 98.304 1 0x0C0 0x0000 0x0 0 512 kHz 98.304 1 2 96 0x060 0x0000 0x0001 0x1 0 1.536 MHz 98.304 1 1 64 0x0400x0000 0x0001 0x4 n 3.072 MHz 98.304 1 1 32 0x020 0x0000 0x0001 0x4 0 11.2896 MHz 98.304 1 1 8.7075 800x0 0x0068 0x0093 0x4 0 12.000 MHz 98.304 1 1 8.192 0x008 0x0018 0x007D 0x4 0 1 12.288 MHz 98.304 1 8 0x008 0x0000 0x0001 0x4 0 13.000 MHz 98.304 1 1 7.5618 0x007 0x0391 0x0659 0x4 0 19.200 MHz 0 2 0x00A 0x0006 0x0019 0x4 98.304 1 10.24 24 MHz 98.304 2 1 8.192 800x0 0x0018 0x007D 0x4 0 26 MHz 98.304 2 1 7.5618 0x007 0x0391 0x0659 0x4 0

Table 4-118. Example FLL Synchronizer Settings

27 MHz

0x007

0x013D

0x0465

0x4

7.2818

0

 $^{1.}F_{VCO} = (F_{SOURCE}/F_{REF} \text{ Divider}) \times \text{N.K} \times \text{FRATIO}$

^{2.}See Table 4-115 and Table 4-116 for the coding of the FLLn_REFCLK_DIV and FLLn_FRATIO fields.

^{3.}N.K values are represented in the FLLn N, FLLn THETA, and FLLn LAMBDA fields.

^{4.} Assumes the FLL synchronizer is disabled. If the FLL synchronizer is enabled, see Table 4-113 for required settings.

^{98.304} 1.F_{VCO} = (F_{SOURCE}/F_{REF} Divider) × N.K × FRATIO

^{2.}See Table 4-115 and Table 4-116 for the coding of the FLLn_REFCLK_DIV and FLLn_SYNC_FRATIO fields.



3.N.K values are represented in the FLLn_SYNC_N, FLLn_SYNC_THETA, and FLLn_SYNC_LAMBDA fields.

4.17.9 Frequency-Locked Loop (FLL_AO)

Three integrated FLLs are provided to support the clocking requirements of the CS47L90. These can be configured according to the available reference clocks and the application requirements. The reference clock may use a high frequency (e.g., 12.288 MHz) or low frequency (e.g., 32.768 kHz). The FLL is tolerant of jitter and may be used to generate a stable output clock from a less stable input reference.

There are two FLL implementations on the CS47L90:

- FLL1 and FLL2 provide an advanced capability to use more than one reference clock to achieve best performance. See Section 4.17.8.
- FLL_AO is low-power FLL that supports additional always-on capability to provide system clocking when other references are unavailable or disabled. FLL_AO is described in the following subsections.

4.17.9.1 Overview

The FLL_AO characteristics are summarized in Table 3-11. In normal operation, the FLL output is frequency-locked to an input clock reference. The FLL can also be used to generate a free-running clock in the absence of any external reference, as described in Section 4.17.9.5. Configurable dither modulation can be applied to the FLL_AO output, to control EMI effects.

FLL_AO is a low-power FLL that can be configured as the source for SYSCLK, ASYNCCLK, or DSPCLK system clocks. It also supports always-on functions—it can be used to provide clocking for the DSP cores if DSPCLK is not enabled (e.g., for always-on DSP applications). See Section 4.4.3.4 to configure FLL AO for always-on DSP operation.

The default FLL_AO settings are configured to provide a 49.152-MHz output, without any input reference required. The FLL_AO can be used in its default settings or can be reconfigured for different input/output frequencies. The FLL_AO control registers must always hold valid settings—either enabled and locked to an input reference clock or configured in FLL Hold Mode.

FLL_AO takes a constant and stable clock reference as its input. Under typical application conditions, a low-frequency (e.g., 32.768 kHz) reference is used. FLL_AO is free running without any clock reference if the input signal is removed; it can also initiate an output in the absence of any reference signal.

4.17.9.2 FLL Enable

FLL_AO is enabled by setting FLL_AO_ENA. In normal operation, the FLL_AO output is frequency locked to the selected input reference.

FLL_AO supports free-running operation in FLL Hold Mode, using the FLL_AO_HOLD bit described in Section 4.17.9.5. If the FLL is enabled and FLL Hold Mode is selected, the configured output frequency is maintained without any input reference required. Note that, once the FLL output has been established, FLL_AO always runs freely if the input reference clock is stopped, regardless of the FLL_AO_HOLD bit.

To disable FLL_AO, FLL_AO_HOLD must be set before clearing FLL_AO_ENA. FLL_AO_HOLD must always be set if the FLL is disabled; this holds the oscillator loop-configuration settings, in readiness for always-on system requirements.

FLL_AO_HOLD should remain set when enabling FLL_AO. If normal (input-reference locked) FLL operation is required, FLL_AO_HOLD should be cleared after FLL_AO_ENA has been set.

When changing FLL_AO settings, FLL_AO_HOLD must be set before writing to the configuration registers. FLL_AO_HOLD must not be cleared until after the new register values have been written. Note that, if the FLL is disabled, the FLL_AO_HOLD bit must remain set until after FLL_AO_ENA has been set.

Under default conditions, FLL_AO is preconfigured to generate 49.152-MHz output, without any input reference required. Setting FLL_AO_ENA without changing any other control bits enables this reference clock output, which may be selected as SYSCLK, ASYNCCLK, or DSPCLK source, as shown in Fig. 4-63.

The FLL AO configuration is shown in Fig. 4-66.






Figure 4-66. FLL_AO Configuration

The procedure for configuring FLL_AO is described in the following subsections. The associated register control fields are described in Table 4-119.

4.17.9.3 Input Frequency Control

The main input reference is selected using FLL_AO_REFCLK_SRC. The available options in each case are MCLK1, MCLK2, SLIMCLK, AIF nBCLK, or AIF nLRCLK.

The SLIMCLK reference is controlled by an adaptive divider on the external SLIMCLK input. The divider automatically adapts to the SLIMbus clock gear, to provide a constant reference frequency for the FLL; see Section 4.11.

The FLL_AO reference clock provides input to the interrupt control circuit and can be used to trigger an interrupt event when the input reference is stopped; see Section 4.16.

4.17.9.4 Output Frequency Control

If FLL_AO is selected as SYSCLK or ASYNCCLK source, the associated multiplexer can select the FLL_AO oscillator frequency (equal to F_{NCO}) or a multiplied frequency (equal to F_{NCO} x 2). For hi-fi audio use, F_{NCO} must be exactly 49.152 MHz for 48 kHz–related sample rates or 45.1584 MHz for 44.1 kHz–related sample rates.

If FLL_AO is selected as DSPCLK source, the associated multiplexer can select the basic frequency (equal to F_{NCO}) or a multiplied frequency (equal to F_{NCO} x 3). Note that the DSPCLK can be further divided for each DSP.

If FLL_AO is selected as a GPIO output, a programmable divider supports division ratios in the range 1 through 127, enabling a wide range of GPIO clock output frequencies.

Note: The chosen F_{NCO} frequency can be used to support multiple outputs simultaneously (e.g., SYSCLK and DSPCLK); each FLL clock output path is controlled by a separate divider function, as shown in Fig. 4-66.

4.17.9.5 FLL Hold Mode

FLL Hold Mode enables the FLL to generate a clock signal even if no external reference clock is available, such as when the normal input reference has been interrupted during a standby or start-up period. FLL Hold Mode is selected by setting FLL AO HOLD.

- If the FLL is enabled and FLL Hold Mode is selected, the normal feedback mechanism of the FLL is halted and the FLL oscillates independently of the external input references—the FLL output frequency remains unchanged if FLL Hold Mode is enabled.
- If the FLL is enabled and the input reference clock is stopped, the loop always runs freely, regardless of the FLL_AO_HOLD setting. If FLL_AO_HOLD = 0, the FLL relocks to the input reference whenever it is available.



If the FLL is disabled and FLL Hold Mode is selected, the latest oscillator loop configuration is held for later use.
 Note that this is the default condition of FLL_AO: preconfigured to generate 49.152-MHz output with no input reference required.

Note: For specified CS47L90 functionality, FLL_AO_HOLD must be set before disabling the FLL and must always be set if the FLL is disabled.

4.17.9.6 FLL Control Registers

The FLL AO control registers are described in Table 4-119.

Example settings for a variety of reference frequencies and output frequencies are shown in Section 4.17.9.8.

Register Address	Bit	Label	Default	Description			
R465 (0x01D1)	2	FLL_AO_HOLD	1	FLL_AO Hold Mode En	able		
FLL_AO_Control_				0 = Disabled			
1				1 = Enabled			
				The FLL feedback mechanism is halted in FLL Hold Mode, and the latest integrator setting is maintained. This bit must always be set if FLL_AO is disabled.			
	0	FLL_AO_ENA	0	FLL_AO Enable			
				0 = Disabled			
				1 = Enabled			
R470 (0x01D6)	3:0	FLL_AO_	0100	FLL_AO Clock source			
FLL_AO_Control_		REFCLK_		0000 = MCLK1	1001 = AIF2BCLK	1101 = AIF2LRCLK	
6		SRC[3:0]		0001 = MCLK2	1010 = AIF3BCLK	1110 = AIF3LRCLK	
				0011 = SLIMCLK	1011 = AIF4BCLK	1111 = AIF4LRCLK	
				1000 = AIF1BCLK	1100 = AIF1LRCLK	All other codes are reserved	

Table 4-119. FLL_AO Register Map

4.17.9.7 FLL Interrupts and GPIO Output

For each FLL, the CS47L90 provides an FLL lock signal that indicates whether FLL lock has been achieved (i.e., the FLL is locked to the input reference signal).

The FLL lock signals are inputs to the interrupt control circuit and can be used to trigger an interrupt event; see Section 4.16.

The FLL lock signal can be output directly on a GPIO pin as an external indication of the FLL status. See Section 4.15 to configure a GPIO pin for these functions.

Clock output signals derived from the FLL can be output on a GPIO pin. See Section 4.15 to configure a GPIO pin for this function.

The FLL_AO configuration is shown in Fig. 4-66.

4.17.9.8 Example FLL Settings

Table 4-120 shows FLL settings for generating an oscillator frequency (F_{NCO}) of 45.1854 MHz or 49.152 MHz from a variety of low-frequency reference inputs.



Table 4-120. Example FLL_AO Settings

Input Reference	Configuration Sequence— 45.1584 MHz output	Configuration Sequence— 49.152 MHz output
32.000 kHz	Write 0x02C1 to address 0x01D2	Write 0x0300 to address 0x01D2
	Write 0x0003 to address 0x01D3	 Write 0x0000 to address 0x01D3
	Write 0x0005 to address 0x01D4	 Write 0x0001 to address 0x01D4
	Write 0x0002 to address 0x01D5	Write 0x0002 to address 0x01D5
	Write 0x8001 to address 0x01D6	Write 0x8001 to address 0x01D6
	Write 0x0004 to address 0x01D8	Write 0x0004 to address 0x01D8
	Write 0x0077 to address 0x01DA	Write 0x0077 to address 0x01DA
	Write 0x06D8 to address 0x01DC	Write 0x06D8 to address 0x01DC
	Write 0x0005 to address 0x01DD	Write 0x0085 to address 0x01DD
	Write 0x82C1 to address 0x01D2	 Write 0x8300 to address 0x01D2
32.768 kHz	Write 0x02B1 to address 0x01D2	Write 0x02EE to address 0x01D2
	Write 0x0001 to address 0x01D3	Write 0x0000 to address 0x01D3
	Write 0x0010 to address 0x01D4	Write 0x0001 to address 0x01D4
	Write 0x0002 to address 0x01D5	Write 0x0002 to address 0x01D5
	Write 0x8001 to address 0x01D6	 Write 0x8001 to address 0x01D6
	Write 0x0004 to address 0x01D8	 Write 0x0004 to address 0x01D8
	Write 0x0077 to address 0x01DA	Write 0x0077 to address 0x01DA
	Write 0x06D8 to address 0x01DC	Write 0x06D8 to address 0x01DC
	Write 0x0005 to address 0x01DD	Write 0x0085 to address 0x01DD
	Write 0x82B1 to address 0x01D2	Write 0x82EE to address 0x01D2
44.100 kHz	Write 0x0200 to address 0x01D2	Write 0x022D to address 0x01D2
	Write 0x0000 to address 0x01D3	Write 0x0029 to address 0x01D3
	Write 0x0001 to address 0x01D4	Write 0x0093 to address 0x01D4
	Write 0x0002 to address 0x01D5	Write 0x0002 to address 0x01D5
	Write 0x8001 to address 0x01D6	Write 0x8001 to address 0x01D6
	Write 0x0004 to address 0x01D8	Write 0x0004 to address 0x01D8
	Write 0x0077 to address 0x01DA	Write 0x0077 to address 0x01DA
	Write 0x06D8 to address 0x01DC	Write 0x06D8 to address 0x01DC
	Write 0x0085 to address 0x01DD	Write 0x0005 to address 0x01DD
	Write 0x8200 to address 0x01D2	Write 0x822D to address 0x01D2
48.000 kHz	Write 0x01D6 to address 0x01D2	Write 0x0200 to address 0x01D2
	Write 0x0002 to address 0x01D3	Write 0x0000 to address 0x01D3
	Write 0x0005 to address 0x01D4	Write 0x0001 to address 0x01D4
	Write 0x0002 to address 0x01D5	Write 0x0002 to address 0x01D5
	Write 0x8001 to address 0x01D6	Write 0x8001 to address 0x01D6
	Write 0x0004 to address 0x01D8	Write 0x0004 to address 0x01D8
	Write 0x0077 to address 0x01DA	Write 0x0077 to address 0x01DA
	Write 0x06D8 to address 0x01DC	Write 0x06D8 to address 0x01DC
	Write 0x0005 to address 0x01DD	Write 0x0085 to address 0x01DD
	Write 0x81D6 to address 0x01D2	Write 0x8200 to address 0x01D2

Notes: For correct FLL_AO configuration, the register values must be written in the sequence shown. The sequence must be executed in full, regardless of the previous contents of the respective registers.

The example FLL_AO settings assume MCLK2 is input source. The register 0x01D6 value should be amended, if a different input source is used. See Table 4-119 for the applicable register field definitions.

To enable the FLL_AO output, the FLL_AO_HOLD and FLL_AO_ENA control bits must also be written. See Section 4.17.9.2 for further details.

4.18 Control Interface

The CS47L90 is controlled by read/write access to its control registers. Three independent control interfaces are provided, giving flexible capability as described below. Note that the SLIMbus interface also supports read/write access to the CS47L90 control registers; see Section 4.11.



The CS47L90 executes a boot sequence following power-on reset, hardware reset, software reset, or wake-up from Sleep Mode. Note that control register writes should not be attempted until the boot sequence has completed. See Section 4.23 for further details.

Register access is possible on all of the control interfaces (including SLIMbus) simultaneously. Note that the control interface function can be supported with or without system clocking—there is no requirement for SYSCLK, or any other system clock, to be enabled when accessing the register map.

Timing specifications for each of the control interfaces are provided in Table 3-19–Table 3-21. In some applications, additional system-wide constraints must be observed to ensure control interface limits are not exceeded. Full details of these requirements are provided in Section 4.17.7. These constraints need to be considered if any of the following conditions is true.

- SYSCLK is enabled and is < 22.5792 MHz
- · Control-register access is scheduled at register address 0x80000 or above
- Control-register access is scheduled on more than one of the control interfaces simultaneously

A summary of the CS47L90 control interfaces is described in Table 4-121.

Control Interface	Description	Pin Functions	Power Domain
CIF1	Four-wire (SPI) interface	CIF1MISO—Data output	DBVDD1
		CIF1MOSI—Data input	
		CIF1SCLK—Interface clock input	
		CIF1SS—Slave select input	
CIF2	Two-wire (I2C) interface	CIF2SCLK—Interface clock input	DBVDD1
		CIF2SDA—Data input/output	
CIF3	Four-wire (SPI) interface	CIF3MISO—Data output	DBVDD3
		CIF3MOSI—Data input	
		CIF3SCLK—Interface clock input	
		CIF3SS—Slave select input	

Table 4-121. CS47L90 Control Interface Summary

The CS47L90 provides integrated pull-down resistors on the CIF1MISO and CIF3MISO pins. This provides a flexible capability for interfacing with other devices. The pull-downs are enabled using the CIF1MISO_PD and CIF3MISO_PD bits, as described in Table 4-122.

Register Address	Bit	Label	Default	Description
R8 (0x0008)	7	CIF1MISO_PD	0	CIF1MISO Pull-Down Control
Ctrl_IF_CFG_1				0 = Disabled
				1 = Enabled
R10 (0x000A)	7	CIF3MISO_PD	0	CIF3MISO Pull-Down Control
Ctrl_IF_CFG_3				0 = Disabled
				1 = Enabled

Table 4-122. Control Interface Pull-Down

A detailed description of the I²C and SPI interface modes is provided in the following sections.

4.18.1 Four-Wire (SPI) Control Mode

The SPI control interface mode is supported on CIF1 and CIF3 and uses the respective SS, SCLK, MOSI, and MISO pins.

In write operations ($R/\overline{W} = 0$), the MOSI pin input is driven by the controlling device.

In read operations ($R/\overline{W} = 1$), the MOSI pin is ignored following receipt of the valid register address.

If \overline{SS} is asserted (Logic 0), the MISO output is actively driven when outputting data and is high impedance at other times. If \overline{SS} is not asserted, the MISO output is high impedance.

The high-impedance state of the MISO output allows the pin to be shared with other slaves. An internal pull-down resistor can be enabled on the CIF1MISO pin, as described in Table 4-122.



Data transfers on CIF1 or CIF3 must use the applicable SPI message format, according to the register address space that is being accessed:

- When accessing register addresses below R12288 (0x3000), the applicable SPI protocol comprises a 31-bit register address and 16-bit data words.
- When accessing register addresses from R12888 (0x3000) upwards, the applicable SPI protocol comprises a 31-bit register address and 32-bit data words.
- Note that, in all cases, the complete SPI message protocol also includes a read/write bit and a 16-bit padding phase (see Fig. 4-67 and Fig. 4-68 below).

Continuous read and write modes enable multiple register operations to be scheduled faster than is possible with single register operations. In these modes, the CS47L90 automatically increments the register address at the end of each data word, for as long as SS is held low and SCLK is toggled. Successive data words can be input/output every 16 (or 32) clock cycles (depending on the applicable register address space).

The SPI protocol is shown in Fig. 4-67 and Fig. 4-68. Note that 16-bit data words are shown, but the equivalent protocol also applies to 32-bit data words.

Fig. 4-67 shows a single register write to a specified address.




Figure 4-67. Control Interface SPI Register Write (16-Bit Data Words)

Fig. 4-68 shows a single register read from a specified address.




Figure 4-68. Control Interface SPI Register Read (16-Bit Data Words)

4.18.2 Two-Wire (I²C) Control Mode

The I²C control interface mode is supported on CIF2 only and uses the respective SCLK and SDA pins.

In I²C Mode, the CS47L90 is a slave device on the control interface; SCLK is a clock input, while SDA is a bidirectional data pin. To allow arbitration of multiple slaves (and/or multiple masters) on the same interface, the CS47L90 transmits Logic 1 by tristating the SDA pin, rather than pulling it high. An external pull-up resistor is required to pull the SDA line high so that the Logic 1 can be recognized by the master.

In order to allow many devices to share a single two-wire control bus, every device on the bus has a unique 8-bit device ID (this is not the same as the address of each register in the CS47L90).

The CS47L90 device ID is 0011_0100 (0x34). Note that the LSB of the device ID is the read/write bit; this bit is set to Logic 1 for read and Logic 0 for write.



The CS47L90 operates as a slave device only. The controller indicates the start of data transfer with a high-to-low transition on SDA while SCLK remains high. This indicates that a device ID and subsequent address/data bytes follow. The CS47L90 responds to the start condition and shifts in the next 8 bits on SDA (8-bit device ID, including read/write bit, MSB first). If the device ID received matches the device ID of the CS47L90, the CS47L90 responds by pulling SDA low on the next clock pulse (ACK). If the device ID is not recognized or the R/W bit is set incorrectly, the CS47L90 returns to the idle condition and waits for a new start condition.

If the device ID matches the device ID of the CS47L90, the data transfer continues. The controller indicates the end of data transfer with a low-to-high transition on SDA while SCLK remains high. After receiving a complete address and data sequence the CS47L90 returns to the idle state and waits for another start condition. If a start or stop condition is detected out of sequence at any point during data transfer (i.e., SDA changes while SCLK is high), the device returns to the idle condition.

Data transfers on CIF2 must use the applicable I²C message format, according to the register address space that is being accessed:


- When accessing register addresses below R12288 (0x3000), the applicable I²C protocol comprises a 32-bit register address and 16-bit data words.
- When accessing register addresses from R12888 (0x3000) upwards, the applicable I²C protocol comprises a 32-bit register address and 32-bit data words.
- Note that, in all cases, the complete I²C message protocol also includes a device ID, a read/write bit, and other signaling bits (see Fig. 4-69 and Fig. 4-70).

The CS47L90 supports the following read and write operations:

- Single write
- Single read
- · Multiple write
- · Multiple read

Continuous (multiple) read and write modes allow register operations to be scheduled faster than is possible with single register operations. In these modes, the CS47L90 automatically increments the register address after each data word. Successive data words can be input/output every 2 (or 4) data bytes, depending on the applicable register address space.

The I²C protocol for a single, 16-bit register write operation is shown in Fig. 4-69.




Note: The SDA pin is used as input for the control register address and data SDA is pulled low by the receiving device to provide the acknowledge(ACK) response

Figure 4-69. Control Interface I²C Register Write (16-Bit Data Words)



The I²C protocol for a single, 16-bit register read operation is shown in Fig. 4-70.



Note: The SDA pin is driven by both the master and slave devices in turn to transfer device address, register address, data and ACK responses

Figure 4-70. Control Interface I²C Register Read (16-Bit Data Words)

The control interface also supports other register operations; the interface protocol for these operations is shown in Fig. 4-71 through Fig. 4-74. The terminology used in the following figures is detailed in Table 4-123.

Note that 16-bit data words are shown in these illustrations. The equivalent protocol is also applicable to 32-bit words, with 4 data bytes transmitted (or received) instead of 2.

Terminology	Description
S	Start condition
Sr	Repeated start
A	Acknowledge (SDA low)
Ā	Not acknowledge (SDA high)
Р	Stop condition
R/W	Read/not write
	0 = Write; 1 = Read
[White field]	Data flow from bus master to CS47L90
[Gray field]	Data flow from CS47L90 to bus master

Table 4-123. Control Interface (I²C) Terminology

Fig. 4-71 shows a single register write to a specified address.




Figure 4-71. Single-Register Write to Specified Address

Fig. 4-72 shows a single register read from a specified address.




Figure 4-72. Single-Register Read from Specified Address

Fig. 4-73 shows a multiple register write to a specified address.




Figure 4-73. Multiple-Register Write to Specified Address

Fig. 4-74 shows a multiple register read from a specified address.




Figure 4-74. Multiple-Register Read from Specified Address

4.19 Control-Write Sequencer

The control-write sequencer is a programmable unit that forms part of the CS47L90 control interface logic. It provides the ability to perform a sequence of register-write operations with the minimum of demands on the host processor—the sequence may be initiated by a single operation from the host processor and then left to execute independently.

Default sequences for pop-suppressed start-up and shutdown of each headphone/earpiece output driver are provided (these are scheduled automatically when the respective output paths are enabled or disabled). Other control sequences can be programmed, and may be associated with sample-rate detection, DRC, MICDET clamp, or event logger status; these sequences are automatically scheduled whenever a corresponding event is detected.

When a sequence is initiated, the sequencer performs a series of predefined register writes. The start index of a control sequence within the sequencer's memory may be commanded directly by the host processor. The applicable start index for each of the sequences associated with sample-rate detection, DRC, or MICDET clamp, or event logger status is held in a user-programmed control register.

The control-write sequencer may be triggered by a number of different events. Multiple sequences are queued if necessary, and each is scheduled in turn.

The control-write sequencer can be supported with or without system clocking—there is no requirement for SYSCLK or for any other system clock to be enabled when using the control-write sequencer. The timing accuracy of the sequencer operation is improved when SYSCLK is present, but the general functionality is supported with or without SYSCLK.

4.19.1 Initiating a Sequence

The fields associated with running the control-write sequencer are described in Table 4-124.

The CS47L90 provides 16 general-purpose trigger bits for the write sequencer to allow easy triggering of the associated control sequences. Writing 1 to the trigger bit initiates a control sequence, starting at the respective index position within the control-write sequencer memory.



The WSEQ TRG1 INDEX field defines the sequencer start index corresponding to the WSEQ TRG1 trigger control bit. Equivalent start index fields are provided for each trigger control bit, as described in Table 4-124. Note that a sequencer start index of 0x1FF causes the respective sequence to be aborted.

The general-purpose control sequences are undefined following power-on reset, a hardware reset, or a Sleep Mode transition. The general-purpose control sequences must be reconfigured by the host processor following any of these events. Note that all control sequences are maintained in the sequencer memory through software reset.

The write sequencer can also be commanded using control bits in register R22 (0x16). In this case, the write sequencer is enabled using the WSEQ ENA bit and the index location of the first command in the sequence is held in the WSEQ START INDEX field. Writing 1 to the WSEQ START bit commands the sequencer to execute a control sequence, starting at the specified index position. Note that, if the sequencer is already running, the WSEQ START command is queued and executed when the sequencer becomes available.

The mechanism for queuing multiple sequence requests has limitations when the WSEQ START bit is used to trigger the write sequencer. If a sequence is initiated using the WSEQ START bit, no other control sequences should be triggered until the sequence completes. The WSEQ BUSY bit (described in Table 4-130) provides an indication of the sequencer status and can be used to confirm the sequence has completed.

Multiple control sequences triggered by any other method are gueued if necessary, and scheduled in turn.

The write sequencer can be interrupted by writing 1 to the WSEQ ABORT bit. Note that this command only aborts a sequence that is currently running; if other sequence commands are pending and not yet started, these sequences are not aborted by writing to the WSEQ ABORT bit.

The write sequencer stores up to 508 register-write commands. These are defined in registers R12288 (0x3000) through R13302 (0x33F6). See Table 4-131 for a description of these registers.

Register Address	Bit	Label	Default	Description
R22 (0x0016)	11	WSEQ_ABORT	0	Writing 1 to this bit aborts the current sequence.
Write_Sequencer_ Ctrl_0	10	WSEQ_START	0	Writing 1 to this bit starts the write sequencer at the index location selected by WSEQ_START_INDEX. At the end of the sequence, this bit is reset by the write sequencer.
	9	WSEQ_ENA	0	Write Sequencer Enable
				0 = Disabled
				1 = Enabled
				Only applies to sequences triggered using the WSEQ_START bit.
	8:0	WSEQ_ START_	0x000	Sequence Start Index. Contains the index location in the sequencer memory of the first command in the selected sequence.
		INDEX[8:0]		Only applies to sequences triggered using the WSEQ_START bit.
				Valid from 0 to 507 (0x1FB).

Table 4-124. Write Sequencer Control—Initiating a Sequence



Table 4-124. Write Sequencer Control—Initiating a Sequence (Cont.)

Register Address	Bit	Label	Default	Description
R66 (0x0042)	15	WSEQ_TRG16	0	Write Sequence Trigger 16
Spare_Triggers				Write 1 to trigger
	14	WSEQ_TRG15	0	Write Sequence Trigger 15
				Write 1 to trigger
	13	WSEQ_TRG14	0	Write Sequence Trigger 14
				Write 1 to trigger
	12	WSEQ_TRG13	0	Write Sequence Trigger 13
				Write 1 to trigger
	11	WSEQ_TRG12	0	Write Sequence Trigger 12
				Write 1 to trigger
	10	WSEQ_TRG11	0	Write Sequence Trigger 11
				Write 1 to trigger
	9	WSEQ_TRG10	0	Write Sequence Trigger 10
				Write 1 to trigger
	8	WSEQ_TRG9	0	Write Sequence Trigger 9
				Write 1 to trigger
	7	WSEQ_TRG8	0	Write Sequence Trigger 8
	_	WOEG TROT		Write 1 to trigger
	6	WSEQ_TRG7	0	Write Sequence Trigger 7
		MOEO TROO	•	Write 1 to trigger
	5	WSEQ_TRG6	0	Write Sequence Trigger 6
		WOEG TROS	0	Write 1 to trigger
	4	WSEQ_TRG5	0	Write Sequence Trigger 5
		WOEO TOO	0	Write 1 to trigger
	3	WSEQ_TRG4	0	Write Sequence Trigger 4
	2	WCEO TDC2	0	Write 1 to trigger Write Sequence Trigger 3
	2	WSEQ_TRG3	0	
	1	WSEQ_TRG2	0	Write 1 to trigger Write Sequence Trigger 2
	ı	WSEQ_IRG2	U	Write 1 to trigger
	0	WSEQ_TRG1	0	Write Sequence Trigger 1
	U	WSEQ_INGI	U	Write 1 to trigger
R75 (0x004B)	8:0	WSEQ_TRG1_	0x1FF	Write Sequence trigger 1 start index. Contains the index location in the sequencer
Spare_Sequence_	0.0	INDEX[8:0]	OXIII	memory of the first command in the sequence associated with the WSEQ_TRG1 trigger.
Select_1				Valid from 0 to 507 (0x1FB).
R76 (0x004C)	8:0	WSEQ_TRG2_	0x1FF	Write Sequence trigger 1 start index. Contains the index location in the sequencer
Spare_Sequence_		INDEX[8:0]		memory of the first command in the sequence associated with the WSEQ_TRG2 trigger.
Select_2				Valid from 0 to 507 (0x1FB).
R77 (0x004D)	8:0	WSEQ_TRG3_	0x1FF	Write Sequence trigger 1 start index. Contains the index location in the sequencer
Spare_Sequence_		INDEX[8:0]		memory of the first command in the sequence associated with the WSEQ_TRG3 trigger.
Select_3	0.0	WOEO TOO	0455	Valid from 0 to 507 (0x1FB).
R78 (0x004E)	8:0	WSEQ_TRG4_ INDEX[8:0]	0x1FF	Write Sequence trigger 1 start index. Contains the index location in the sequencer memory of the first command in the sequence associated with the WSEQ_TRG4 trigger.
Spare_Sequence_ Select 4		II IDEX[0.0]		Valid from 0 to 507 (0x1FB).
R79 (0x004F)	8:0	WSEQ_TRG5_	0x1FF	Write Sequence trigger 1 start index. Contains the index location in the sequencer
Spare_Sequence_	5.0	INDEX[8:0]	OATI I	memory of the first command in the sequence associated with the WSEQ_TRG5 trigger.
Select_5				Valid from 0 to 507 (0x1FB).
R80 (0x0050)	8:0	WSEQ_TRG6_	0x1FF	Write Sequence trigger 1 start index. Contains the index location in the sequencer
Spare_Sequence_		INDEX[8:0]		memory of the first command in the sequence associated with the WSEQ_TRG6 trigger.
Select_6				Valid from 0 to 507 (0x1FB).
R89 (0x0059)	8:0	WSEQ_TRG7_	0x1FF	Write Sequence trigger 1 start index. Contains the index location in the sequencer
Spare_Sequence_		INDEX[8:0]		memory of the first command in the sequence associated with the WSEQ_TRG7 trigger.
Select_7				Valid from 0 to 507 (0x1FB).
R90 (0x005A)	8:0	WSEQ_TRG8_	0x1FF	Write Sequence trigger 1 start index. Contains the index location in the sequencer
Spare_Sequence_		INDEX[8:0]		memory of the first command in the sequence associated with the WSEQ_TRG8 trigger.
Select_8				Valid from 0 to 507 (0x1FB).



Table 4-124. Write Sequencer Control—Initiating a Sequence (Cont.)

Register Address	Bit	Label	Default	Description
R91 (0x005B)	8:0	WSEQ_TRG9_ INDEX[8:0]	0x1FF	Write Sequence trigger 1 start index. Contains the index location in the sequencer memory of the first command in the sequence associated with the WSEQ_TRG9 trigger.
Spare_Sequence_ Select_9				Valid from 0 to 507 (0x1FB).
R92 (0x005C)	8:0	WSEQ_	0x1FF	Write Sequence trigger 1 start index. Contains the index location in the sequencer
Spare_Sequence_ Select_10		TRG10_ INDEX[8:0]		memory of the first command in the sequence associated with the WSEQ_TRG10 trigger.
				Valid from 0 to 507 (0x1FB).
R93 (0x005D)	8:0	WSEQ_	0x1FF	Write Sequence trigger 1 start index. Contains the index location in the sequencer
Spare_Sequence_ Select_11		TRG11_ INDEX[8:0]		memory of the first command in the sequence associated with the WSEQ_TRG11 trigger.
				Valid from 0 to 507 (0x1FB).
R94 (0x005E)	8:0	WSEQ_	0x1FF	Write Sequence trigger 1 start index. Contains the index location in the sequencer
Spare_Sequence_		TRG12_ INDEX[8:0]		memory of the first command in the sequence associated with the WSEQ_TRG12
Select_12				trigger. Valid from 0 to 507 (0x1FB).
R104 (0x0068)	8:0	WSEQ	0x1FF	Write Sequence trigger 1 start index. Contains the index location in the sequencer
Spare_Sequence_	0.0	TRG13	UXIII	memory of the first command in the sequence associated with the WSEQ_TRG13
Select 13		INDEX[8:0]		trigger.
				Valid from 0 to 507 (0x1FB).
R105 (0x0069)	8:0	WSEQ_	0x1FF	Write Sequence trigger 1 start index. Contains the index location in the sequencer
Spare_Sequence_		TRG14_		memory of the first command in the sequence associated with the WSEQ_TRG14
Select_14		INDEX[8:0]		trigger.
R106 (0x006A)	8:0	WSEQ	0x1FF	Valid from 0 to 507 (0x1FB). Write Sequence trigger 1 start index. Contains the index location in the sequencer
` '	0.0	TRG15	UXIFF	memory of the first command in the sequence associated with the WSEQ_TRG15
Spare_Sequence_ Select 15		INDEX[8:0]		trigger.
00.000_10		[]		Valid from 0 to 507 (0x1FB).
R107 (0x006B)	8:0	WSEQ_	0x1FF	Write Sequence trigger 1 start index. Contains the index location in the sequencer
Spare Sequence		TRG16_		memory of the first command in the sequence associated with the WSEQ_TRG16
Select_16		INDEX[8:0]		trigger.
				Valid from 0 to 507 (0x1FB).

4.19.2 Automatic Sample-Rate Detection Sequences

The CS47L90 supports automatic sample-rate detection on the digital audio interfaces (AIF1-AIF4) when operating in AIF Slave Mode. Automatic sample-rate detection is enabled by setting RATE_EST_ENA—see Table 4-110.

As many as four audio sample rates can be configured for automatic detection; these sample rates are selected using the SAMPLE RATE_DETECT_*n* fields. If a selected audio sample rate is detected, the control-write sequencer is triggered. The applicable start index location within the sequencer memory is separately configurable for each detected sample rate.

The WSEQ_SAMPLE_RATE_DETECT_A_INDEX field defines the sequencer start index corresponding to the SAMPLE_ RATE DETECT A sample rate. Equivalent start index fields are defined for the other sample rates, as described in Table 4-125.

Note that a sequencer start index of 0x1FF causes the respective sequence to be aborted.

The automatic sample-rate detection control sequences are undefined following power-on reset, a hardware reset, or a Sleep Mode transition. The automatic sample-rate detection control sequences must be reconfigured by the host processor following any of these events. Note that all control sequences are maintained in the sequencer memory through software reset.

See Section 4.17 for further details of the automatic sample-rate detection function.

Table 4-125. \	Write Sequence Control—Automatic	Sample-Rate Detection
----------------	----------------------------------	-----------------------

Register Address	Bit	Label	Default	Description
R97 (0x0061)	8:0	WSEQ_SAMPLE_	0x1FF	Sample Rate A Write Sequence start index. Contains the index location in the
Sample_Rate_ Sequence_Select_1		RATE_DETECT_ A_INDEX[8:0]		sequencer memory of the first command in the sequence associated with Sample Rate A detection.
				Valid from 0 to 507 (0x1FB).
R98 (0x0062)	8:0	WSEQ_SAMPLE_	0x1FF	Sample Rate B Write Sequence start index. Contains the index location in the
Sample_Rate_ Sequence_Select_2		RATE_DETECT_ B_INDEX[8:0]		sequencer memory of the first command in the sequence associated with Sample Rate B detection.
				Valid from 0 to 507 (0x1FB).
R99 (0x0063)	8:0	WSEQ_SAMPLE_	0x1FF	Sample Rate C Write Sequence start index. Contains the index location in the
Sample_Rate_ Sequence_Select_3		RATE_DETECT_ C_INDEX[8:0]		sequencer memory of the first command in the sequence associated with Sample Rate C detection.
				Valid from 0 to 507 (0x1FB).
R100 (0x0064)	8:0	WSEQ_SAMPLE_	0x1FF	Sample Rate D Write Sequence start index. Contains the index location in the
Sample_Rate_ Sequence_Select_4		RATE_DETECT_ D_INDEX[8:0]		sequencer memory of the first command in the sequence associated with Sample Rate D detection.
				Valid from 0 to 507 (0x1FB).

4.19.3 DRC Signal-Detect Sequences

The DRC function within the CS47L90 digital core provides a configurable signal-detect function. This allows the signal level at the DRC input to be monitored and used to trigger other events.

The DRC signal-detect functions are enabled and configured using the fields described in Table 4-17 and Table 4-17 for DRC1 and DRC2 respectively.

A control-write sequence can be associated with a rising edge and/or a falling edge of the DRC1 signal-detect output. This is enabled by setting DRC1_WSEQ_SIG_DET_ENA, as described in Table 4-17.

Note that signal detection is supported on DRC1 and DRC2, but the triggering of the control-write sequencer is available on DRC1 only.

When the DRC signal-detect sequence is enabled, the control-write sequencer is triggered whenever the DRC1 signal-detect output transitions (high or low). The applicable start index location within the sequencer memory is separately configurable for each logic condition.

The WSEQ_DRC1_SIG_DET_RISE_SEQ_INDEX field defines the sequencer start index corresponding to a DRC1 signal-detect rising edge event, as described in Table 4-126. The WSEQ_DRC1_SIG_DET_FALL_SEQ_INDEX field defines the sequencer start index corresponding to a DRC1 signal-detect falling edge event.

Note that a sequencer start index of 0x1FF causes the respective sequence to be aborted.

The DRC signal-detect sequences cannot be independently enabled for rising and falling edges. Instead, a start index of 0x1FF can be used to disable the sequence for either edge, if required.

The DRC signal-detect control sequences are undefined following power-on reset, a hardware reset, or a Sleep Mode transition. The DRC signal-detect control sequences must be reconfigured by the host processor following any of these events. Note that all control sequences are maintained in the sequencer memory through software reset.

See Section 4.3.5 for further details of the DRC function.

Table 4-126. Write Sequencer Control—DRC Signal-Detect

Register Address	Bit	Label	Default	Description
R110 (0x006E)		WSEQ_DRC1_		DRC1 Signal-Detect (Rising) Write Sequence start index. Contains the index location in
Trigger_		SIG_DET_RISE_		the sequencer memory of the first command in the sequence associated with DRC1
Sequence		INDEX[8:0]		Signal-Detect (Rising) detection.
Select_32				Valid from 0 to 507 (0x1FB).
R111 (0x006F)		WSEQ_DRC1_		DRC1 Signal-Detect (Falling) Write Sequence start index. Contains the index location in
Trigger		SIG_DET_FALL_		the sequencer memory of the first command in the sequence associated with DRC1
Sequence		INDEX[8:0]		Signal-Detect (Falling) detection.
Select_33				Valid from 0 to 507 (0x1FB).

4.19.4 MICDET Clamp Sequences

The CS47L90 supports external accessory detection functions, including the MICDET clamp circuit. The MICDET clamp status can be used to trigger the control-write sequencer. The MICDET clamp is controlled by the JD1 and/or JD2 signals, as described in Table 4-91.

A control-write sequence can be associated with a rising edge and/or a falling edge of the MICDET clamp status. This is configured using the fields described in Table 4-91.

If one of the selected logic conditions is detected, the control-write sequencer is triggered. The applicable start index location within the sequencer memory is separately configurable for the rising and falling edge conditions.

The WSEQ_MICD_CLAMP_RISE_INDEX field defines the sequencer start index corresponding to a MICDET clamp rising edge (clamp active) event, as described in Table 4-127. The WSEQ_MICD_CLAMP_FALL_INDEX field defines the sequencer start index corresponding to a MICDET clamp falling edge event.

Note that a sequencer start index of 0x1FF causes the respective sequence to be aborted.

The MICDET clamp control sequences are undefined following power-on reset, a hardware reset, or a Sleep Mode transition. The MICDET clamp control sequences must be reconfigured by the host processor following any of these events. Note that all control sequences are maintained in the sequencer memory through software reset.

See Section 4.13 for further details of the MICDET clamp status signals.

Register Address Label Default Description Bit 8:0 WSEQ MICD 0x1FF MICDET Clamp (Rising) Write Sequence start index. Contains the index location in R102 (0x0066) CLAMP_RISE_ the sequencer memory of the first command in the sequence associated with Always_On_Triggers_ Sequence_Select_1 INDEX[8:0] MICDET clamp (Rising) detection. Valid from 0 to 507 (0x1FB). R103 (0x0067) 8:0 WSEQ MICD MICDET Clamp (Falling) Write Sequence start index. Contains the index location in 0x1FF CLAMP FALL the sequencer memory of the first command in the sequence associated with Always On Triggers Sequence_Select_2 INDEX[8:0] MICDET clamp (Falling) detection. Valid from 0 to 507 (0x1FB).

Table 4-127. Write Sequencer Control—MICDET Clamp

4.19.5 Event Logger Sequences

The CS47L90 provides eight event log functions, for monitoring and recording internal or external signals. The logged events are held in a FIFO buffer, from which the application software can read details of the detected logic transitions.

The control-write sequencer is automatically triggered whenever the NOT_EMPTY status of the event log buffer is asserted. A different control sequence may be configured for each event logger.

The WSEQ_EVENTLOGn_INDEX field defines the sequencer start index corresponding to respective event logger (where n is 1 to 8), as described in Table 4-128.

Note that a sequencer start index of 0x1FF causes the respective sequence to be aborted.

The event logger control sequences are undefined following power-on reset, a hardware reset, or a Sleep Mode transition. The event logger control sequences must be reconfigured by the host processor following any of these events. Note that all control sequences are maintained in the sequencer memory through software reset.

See Section 4.5.2 for further details of the event loggers.

Register Address	Bit	Label	Default	Description
R120 (0x0078) Eventlog_ Sequence	8:0	WSEQ_ EVENTLOG1_ INDEX[8:0]	0x1FF	Event Log 1 Write Sequence start index. Contains the index location in the sequencer memory of the first command in the sequence associated with Event Log 1 FIFO Not-Empty detection.
Select_1				Valid from 0 to 507 (0x1FB).
R121 (0x0079) Eventlog_ Sequence_ Select_2	8:0	WSEQ_ EVENTLOG2_ INDEX[8:0]	0x1FF	Event Log 2 Write Sequence start index. Contains the index location in the sequencer memory of the first command in the sequence associated with Event Log 2 FIFO Not-Empty detection. Valid from 0 to 507 (0x1FB).
R122 (0x007A) Eventlog_ Sequence_ Select_3	8:0	WSEQ_ EVENTLOG3_ INDEX[8:0]	0x1FF	Event Log 3 Write Sequence start index. Contains the index location in the sequencer memory of the first command in the sequence associated with Event Log 3 FIFO Not-Empty detection. Valid from 0 to 507 (0x1FB).
R123 (0x007B) Eventlog_ Sequence_ Select_4	8:0	WSEQ_ EVENTLOG4_ INDEX[8:0]	0x1FF	Event Log 4 Write Sequence start index. Contains the index location in the sequencer memory of the first command in the sequence associated with Event Log 4 FIFO Not-Empty detection. Valid from 0 to 507 (0x1FB).
R124 (0x007C) Eventlog_ Sequence_ Select_5	8:0	WSEQ_ EVENTLOG5_ INDEX[8:0]	0x1FF	Event Log 5 Write Sequence start index. Contains the index location in the sequencer memory of the first command in the sequence associated with Event Log 5 FIFO Not-Empty detection. Valid from 0 to 507 (0x1FB).
Eventlog_ Sequence_ Select_6		WSEQ_ EVENTLOG6_ INDEX[8:0]		Event Log 6 Write Sequence start index. Contains the index location in the sequencer memory of the first command in the sequence associated with Event Log 6 FIFO Not-Empty detection. Valid from 0 to 507 (0x1FB).
Eventlog_ Sequence_ Select_7		WSEQ_ EVENTLOG7_ INDEX[8:0]		Event Log 7 Write Sequence start index. Contains the index location in the sequencer memory of the first command in the sequence associated with Event Log 7 FIFO Not-Empty detection. Valid from 0 to 507 (0x1FB).
R127 (0x007F) Eventlog_ Sequence_ Select_8	8:0	WSEQ_ EVENTLOG8_ INDEX[8:0]	0x1FF	Event Log 8 Write Sequence start index. Contains the index location in the sequencer memory of the first command in the sequence associated with Event Log 8 FIFO Not-Empty detection. Valid from 0 to 507 (0x1FB).

4.19.6 Boot Sequence

The CS47L90 executes a boot sequence following power-on reset, hardware reset, software reset, or wake-up from Sleep Mode. The boot sequence configures the CS47L90 with factory-set trim (calibration) data. See Section 4.23 and Section 4.24 for further details.

The start index location of the boot sequence is 384 (0x180). See Table 4-133 for details of the write sequencer memory allocation.

The boot sequence can be commanded at any time by writing 1 to the WSEQ_BOOT_START bit.

Table 4-129. Write Sequencer Control—Boot Sequence

Register Address	Bit	Label	Default	Description
R24 (0x0018)	1	WSEQ_BOOT_	0	Writing 1 to this bit starts the write sequencer at the index location configured for
Write_Sequencer_		START		the Boot Sequence.
Ctrl_2				The Boot Sequence start index is 384 (0x180).

4.19.7 Sequencer Status Indication

The status of the write sequencer can be read using WSEQ_BUSY and WSEQ_CURRENT_INDEX, as described in Table 4-130. When the WSEQ_BUSY bit is asserted, this indicates that the write sequencer is busy.

The index address of the most recent write sequencer command can be read from the WSEQ_CURRENT_INDEX field. This can be used to provide a precise indication of the write sequencer progress.



Table 4-130. Writ	e Sequencer (Control—Status	Indication
-------------------	---------------	----------------	------------

Register Address	Bit	Label	Default	Description
R23 (0x0017)	9	WSEQ_BUSY	0	Sequencer Busy flag (Read Only).
Write_Sequencer_		(read only)		0 = Sequencer idle
Ctrl_1				1 = Sequencer busy
		WSEQ_CURRENT_ INDEX[8:0]		Sequence Current Index. This indicates the memory location of the most recently accessed command in the write sequencer memory.
		(read only)		Coding is the same as WSEQ_START_INDEX.

4.19.8 Programming a Sequence

A control-write sequence comprises a series of write operations to data bits within the control register map. Standard write operations are defined by five fields, contained within a single 32-bit register. An extended instruction set is also defined; the associated actions make use of alternate definitions of the 32-bit registers.

The sequencer instruction fields are replicated 508 times, defining each of the sequencer's 508 possible index addresses. Many sequences can be stored in the sequencer memory at the same time, with each assigned a unique range of index addresses. The WSEQ DELAYn field is used to identify the end-of-sequence position, as described below.

The general definition of the sequencer instruction fields is described as follows, where n denotes the sequencer index address (valid from 0 to 507):

- WSEQ DATA WIDTHn is a 3-bit field that identifies the width of the data block to be written. Note that the maximum value of this field selects a width of 8 bits; writes to fields that are larger than 8 bits wide must be performed using two separate operations of the write sequencer.
- WSEQ ADDRn is a 12-bit field containing the register address in which the data should be written. The applicable register address is referenced to the base address currently configured for the sequencer—it is calculated as: (base address * 512) + WSEQ ADDRn. Note that the base address is configured using the sequencer's extended instruction set.
- WSEQ DELAYn is a 4-bit field that controls the waiting time between the current step and the next step in the sequence (i.e., the delay occurs after the write in which it was called). The total delay time per step (including execution) is defined below, giving a useful range of execution/delay times from 3.3 us up to 1 s per step.

If WSEQ DELAYn = 0x0 or 0xF, the step execution time is $3.3 \mu s$

For all other values, the step execution time is 61.44 μ s x ((2 WSEQ_DELAY) – 1)

Setting this field to 0xF identifies the step as the last in the sequence

- WSEQ DATA STARTn is a 4-bit field that identifies the LSB position within the selected control register to which the data should be written. For example, setting WSEQ_DATA_STARTn = 0100 selects bit [4] as the LSB position of the data to be written.
- WSEQ DATAn is an 8-bit field that contains the data to be written to the selected control register. The WSEQ DATA WIDTHn field determines how many of these bits are written to the selected control register; the most significant bits (above the number indicated by WSEQ_DATA_WIDTH*n*) are ignored.

The extended instruction set for the write sequencer is accessed by setting WSEQ MODEn (bit [28]) in the respective sequencer definition register. The extended instruction set comprises the following functions:

- If bits [31:24] = 0x11, the register base address is set equal to the value contained in bits [23:0].
- If bits [31:16] = 0x12FF, the sequencer performs an unconditional jump to the index location defined in bits [15:0]. The index location is valid in the range 0 to 507 (0x1FB).
- All other settings within the extended instruction set are reserved.

The control field definitions for Step 0 are described in Table 4-131. The equivalent definitions also apply to Step 1 through Step 507, in the subsequent register address locations.



Table 4-131. W	Nrite Sequencer	Control—Programming	a Seguence
----------------	-----------------	---------------------	------------

Register Address	Bit	Label	Default	Description
R12288 (0x3000)	31:29	WSEQ_DATA_	000	Width of the data block written in this sequence step.
WSEQ_		WIDTH0[2:0]		000 = 1 bit 011 = 4 bits 110 = 7 bits
Sequence_1				001 = 2 bits 100 = 5 bits 111 = 8 bits
				010 = 3 bits 101 = 6 bits
	28	WSEQ_MODE0	0	Extended Sequencer Instruction select
				0 = Basic instruction set
				1 = Extended instruction set
	27:16	WSEQ_ADDR0[11:0]	0x000	Control Register Address to be written to in this sequence step.
				The register address is calculated as: (Base Address * 512) + WSEQ_ADDRn.
				Base Address is 0x00_0000 by default, and is configured using the sequencer's
				extended instruction set.
	15:12	WSEQ_DELAY0[3:0]	0000	Time delay after executing this step.
				0x0 = 3.3 μs
				$0x1 \text{ to } 0xE = 61.44 \ \mu s \ x \ ((2^{WSEQ_DELAY})-1)$
				0xF = End of sequence marker
	11:8	WSEQ_DATA_	0000	Bit position of the LSB of the data block written in this sequence step.
		START0[3:0]		0000 = Bit 0
				1111 = Bit 15
	7:0	WSEQ_DATA0[7:0]	0x00	Data to be written in this sequence step. When the data width is less than 8 bits, one or more of the MSBs of WSEQ_DATA <i>n</i> are ignored. It is recommended that unused bits be cleared.

4.19.9 Sequencer Memory Definition

The write sequencer memory defines up to 508 write operations; these are indexed as 0 to 507 in the sequencer memory map.

The write sequencer memory reverts to its default contents following power-on reset, a hardware reset, or a Sleep Mode transition. In these cases, the sequence memory contains the boot sequence and the OUT1-OUT3 signal path enable/ disable sequences; the remainder of the sequence memory is undefined.

User-defined sequences can be programmed after power-up. The user-defined control sequences must be reconfigured by the host processor following power-on reset, a hardware reset, or a Sleep Mode transition. Note that all control sequences are maintained in the sequencer memory through software reset. See Section 5.2 for a summary of the CS47L90 memory reset conditions.

The default control sequences can be overwritten in the sequencer memory, if required. Note that the headphone/earpiece output path enable bits (HPnx_ENA) always trigger the write sequencer (at the predetermined start index addresses).

Writing 1 to the WSEQ_LOAD_MEM bit clears the sequencer memory to the power-on reset state.

Table 4-132. Write Sequencer Control—Load Memory Control

Register Address	Bit	Label	Default	Description
R24 (0x0018)	0	WSEQ_LOAD_	0	Writing 1 to this bit resets the sequencer memory to the power-on reset
Write_Sequencer_Ctrl_2		MEM		state.

The sequencer memory is summarized in Table 4-133. User-defined sequences should be assigned space within the allocated portion (user space) of the write sequencer memory.

The start index for the user-defined sequences is configured using the fields described in Table 4-124 through Table 4-128.



Table 4-133. Write Sequencer Memory Allo
--

Description	Sequence Index Range
Default Sequences	0 to 302
User Space	303 to 383
Boot Sequence	384 to 507

4.20 Charge Pumps, Regulators, and Voltage Reference

The CS47L90 incorporates two charge-pump circuits and an LDO-regulator circuit to generate supply rails for internal functions and to support external microphone requirements. The CS47L90 also provides two MICBIAS generators (with eight switchable outputs), which provide low noise reference voltages suitable for biasing ECM-type microphones or powering digital microphones.

Refer to Section 5.1 for recommended external components.

The CPVDD domain (1.8 V) powers the Charge Pump 1 and Charge Pump 2 circuits. The CPVDD2 power domain (1.2 V) is an additional supply used by Charge Pump 1 only.

4.20.1 Charge Pump 1

Charge Pump 1 (CP1) is used to generate the positive and negative supply rails for the analog output drivers. CP1 is enabled automatically by the CS47L90 when required by the output drivers.

The Charge Pump 1 circuit is shown in Fig. 4-75.

4.20.2 Charge Pump 2 and LDO2 Regulator

Charge Pump 2 (CP2) powers LDO2, which provides the supply rail for analog input circuits and for the MICBIAS generators. CP2 and LDO2 are enabled by setting CP2_ENA.

The 32-kHz clock must be configured and enabled when using CP2. See Section 4.17 for details of the system clocks.

When CP2 and LDO2 are enabled, the MICVDD voltage is selected using the LDO2_VSEL field. Note that, when one or more of the MICBIAS generators is operating in normal (regulator) mode, the MICVDD voltage must be at least 200 mV greater than the highest selected MICBIASn output voltages.

When CP2 and LDO2 are enabled, an internal bypass path may be selected, connecting the MICVDD pin directly to the CPVDD supply. This path is controlled using the CP2_BYPASS bit. Note that the bypass path is only supported when CP2 is enabled.

When CP2 is disabled, the CP2VOUT pin can be configured to be floating or to be actively discharged. This is selected using the CP2 DISCH bit.

When LDO2 is disabled, the MICVDD pin can be configured to be floating or to be actively discharged. This is selected using the LDO2 DISCH bit.

The MICVDD pin is connected to the output of LDO2. Note that the MICVDD does not support direct connection to an external supply; MICVDD is always powered internally to the CS47L90.

The Charge Pump 2 and LDO2 Regulator circuits are shown in Fig. 4-75. The associated control bits are described in Table 4-134.

Note that decoupling capacitors and flyback capacitors are required for these circuits. Refer to Section 5.1 for recommended external components.

4.20.3 Microphone Bias (MICBIAS) Control

There are two MICBIAS generators, which provide low-noise reference voltages suitable for biasing ECM-type microphones or powering digital microphones. Refer to Section 5.1.3 for recommended external components.



The MICBIAS generators are powered from MICVDD, which is generated by an internal charge pump and LDO, as shown in Fig. 4-75.

Switchable outputs from the MICBIAS generators allow eight separate reference/supply outputs to be independently controlled. The MICBIAS regulators are enabled using the MICB1_ENA and MICB2_ENA bits. The MICBIAS output switches are enabled using the MICB1x_ENA and MICB2x_ENA (where x is A, B, C, or D).

Note that, to enable any of the MICBIAS nx outputs, both the output switch and the respective regulator must be enabled.

When a MICBIAS output is disabled, it can be configured to be floating or to be actively discharged. This is configured using the MICB*n*_DISCH bits (for the MICBIAS regulators), and the MICB*nx*_DISCH bits (for the switched outputs). Each discharge path is only effective when the respective regulator, or switched output, is disabled.

The MICBIAS generators can each operate in Regulator Mode or in Bypass Mode. The applicable mode is selected using the $MICBn_BYPASS$ bits.

In Regulator Mode (MICBn_BYPASS = 0), the output voltage is selected using the MICBn_LVL fields. In this mode, MICVDD must be at least 200 mV greater than the required MICBIAS output voltages. The MICBIAS outputs are powered from the MICVDD pin and use the internal band-gap circuit as a reference.

In Regulator Mode, the MICBIAS regulators are designed to operate without external decoupling capacitors. The regulators can be configured to support a capacitive load if required, using the MICB*n*_EXT_CAP bits. (This may be appropriate for a DMIC supply.) It is important that the external capacitance is compatible with the applicable MICB*n*_EXT_CAP setting. The compatible load conditions are detailed in Table 3-11.

In Bypass Mode (MICB*n*_BYPASS = 1), the respective outputs (MICBIAS*nx*), when enabled, are connected directly to MICVDD. This enables a low power operating state. Note that the MICB*n*_EXT_CAP settings are not applicable in Bypass Mode—there are no restrictions on the external MICBIAS capacitance in Bypass Mode.

The MICBIAS generators incorporate a pop-free control circuit to ensure smooth transitions when the MICBIAS outputs are enabled or disabled in Bypass Mode; this feature is enabled using the MICB*n*_RATE bits.

The MICBIAS generators are shown in Fig. 4-75. The MICBIAS control fields are described in Table 4-134.

The maximum output current for each MICBIAS regulator is noted in Table 3-11. This limit must be observed for each set of MICBIAS nx outputs, especially if more than one microphone is connected to a single regulator. Note that the maximum output current differs between Regulator Mode and Bypass Mode.

4.20.4 Voltage-Reference Circuit

The CS47L90 incorporates a voltage-reference circuit, powered by AVDD. This circuit ensures the accuracy of the LDO-regulator and MICBIAS voltage settings.

4.20.5 Block Diagram and Control Registers

The charge-pump and regulator circuits are shown in Fig. 4-75. Note that decoupling capacitors and flyback capacitors are required for these circuits. Refer to Section 5.1 for recommended external components.






Figure 4-75. Charge Pumps and Regulators

The charge-pump and regulator control registers are described in Table 4-134.



Table 4-134. Charge-Pump and LDO Control Registers

Register Address	Bit	Label	Default	Description
R512 (0x0200)	2	CP2_DISCH	1	Charge Pump 2 Discharge
Mic_Charge_				0 = CP2VOUT floating when disabled
Pump_1				1 = CP2VOUT discharged when disabled
	1	CP2_BYPASS	1	Charge Pump 2 and LDO2 Bypass Mode
				0 = Normal
				1 = Bypass Mode
				In Bypass Mode, CPVDD is connected directly to MICVDD.
				Note that CP2_ENA must also be set.
	0	CP2_ENA	1	Charge Pump 2 and LDO2 Control
				(Provides analog input and MICVDD supplies)
				0 = Disabled
				1 = Enabled
R531 (0x0213)	10:5	LDO2_VSEL[5:0]	0x1F	LDO2 Output Voltage Select ¹
LDO2_Control_1				0x00 = 0.900 V
				0x01 = 0.925 V $0x14 = 1.400 V$ $0x26 = 3.200 V$
				0x02 = 0.950 V $0x15 = 1.500 V$ $0x27 to 0x3F = 3.300 V$
				(25-mV steps) 0x16 = 1.600 V
	2	LDO2_DISCH	1	LDO2 Discharge
				0 = MICVDD floating when disabled
				1 = MICVDD discharged when disabled
R536 (0x0218)	15	MICB1_EXT_CAP	0	Microphone Bias 1 External Capacitor (when MICB1_BYPASS = 0).
Mic_Bias_Ctrl_1				Configures the MICBIAS1 regulator according to the specified capacitance connected to the MICBIAS1x outputs.
				0 = No external capacitor
				1 = External capacitor connected
	8:5	MICB1_LVL[3:0]	0x7	Microphone Bias 1 Voltage Control (when MICB1_BYPASS = 0)
				0x0 = 1.5 V $(0.1-V steps)$ $0xD to 0xF = 2.8 V$
				0x1 = 1.6 V $0xC = 2.7 V$
	3	MICB1_RATE	0	Microphone Bias 1 Rate (Bypass Mode)
		_		0 = Fast start-up/shutdown
				1 = Pop-free start-up/shutdown
	2	MICB1_DISCH	1	Microphone Bias 1 Discharge
		_		0 = MICBIAS1 floating when disabled
				1 = MICBIAS1 discharged when disabled
	1	MICB1_BYPASS	1	Microphone Bias 1 Mode
				0 = Regulator Mode
				1 = Bypass Mode
	0	MICB1_ENA	0	Microphone Bias 1 Enable
				0 = Disabled
				1 = Enabled



Table 4-134. Charge-Pump and LDO Control Registers (Cont.)

Register Address	Bit	Label	Default	Description
R537 (0x0219)	15	MICB2_EXT_CAP	0	Microphone Bias 2 External Capacitor (when MICB2_BYPASS = 0). Configures the
Mic_Bias_Ctrl_2				MICBIAS2 regulator according to the specified capacitance connected to the
				MICBIAS2x outputs.
				0 = No external capacitor
	0.5	MICDO IVIIIO	0.7	1 = External capacitor connected
	6.5	MICB2_LVL[3:0]	0x7	Microphone Bias 2 Voltage Control (when MICB2_BYPASS = 0)
				0x0 = 1.5 V (0.1-V steps) 0xD to 0xF = 2.8 V 0x1 = 1.6 V 0xC = 2.7 V
	3	MICB2_RATE	0	Microphone Bias 2 Rate (Bypass Mode)
	3	MICBZ_RATE	0	0 = Fast start-up/shutdown
				1 = Pop-free start-up/shutdown
	2	MICB2_DISCH	1	Microphone Bias 2 Discharge
		MICBZ_DISCIT	'	0 = MICBIAS2 floating when disabled
				1 = MICBIAS2 libating when disabled
	1	MICB2_BYPASS	1	Microphone Bias 2 Mode
	'	WIIODZ_DTI AGG	'	0 = Regulator Mode
				1 = Bypass Mode
	0	MICB2_ENA	0	Microphone Bias 2 Enable
		MIODZ_LIVI		0 = Disabled
				1 = Enabled
R540 (0x021C)	13	MICB1D_DISCH	0	Microphone Bias 1D Discharge
Mic_Bias_Ctrl_5		65.15_5.166.1		0 = MICBIAS1D floating when disabled
				1 = MICBIAS1D discharged when disabled
	12	MICB1D_ENA	0	Microphone Bias 1D Enable
		_		0 = Disabled
				1 = Enabled
	9	MICB1C_DISCH	0	Microphone Bias 1C Discharge
		_		0 = MICBIAS1C floating when disabled
				1 = MICBIAS1C discharged when disabled
	8	MICB1C_ENA	0	Microphone Bias 1C Enable
				0 = Disabled
				1 = Enabled
	5	MICB1B_DISCH	0	Microphone Bias 1B Discharge
				0 = MICBIAS1B floating when disabled
				1 = MICBIAS1B discharged when disabled
	4	MICB1B_ENA	0	Microphone Bias 1B Enable
				0 = Disabled
				1 = Enabled
	1	MICB1A_DISCH	0	Microphone Bias 1A Discharge
				0 = MICBIAS1A floating when disabled
				1 = MICBIAS1A discharged when disabled
	0	MICB1A_ENA	0	Microphone Bias 1A Enable
				0 = Disabled
				1 = Enabled



Table 4-134. Charge-Pump and LDO Control Registers (Cont.)

Register Address	Bit	Label	Default	Description
R542 (0x021E)	13	MICB2D_DISCH	0	Microphone Bias 2D Discharge
Mic_Bias_Ctrl_6				0 = MICBIAS2D floating when disabled
				1 = MICBIAS2D discharged when disabled
	12	MICB2D_ENA	0	Microphone Bias 2D Enable
				0 = Disabled
				1 = Enabled
	9	MICB2C_DISCH	0	Microphone Bias 2C Discharge
				0 = MICBIAS2C floating when disabled
				1 = MICBIAS2C discharged when disabled
	8	MICB2C_ENA	0	Microphone Bias 2C Enable
				0 = Disabled
				1 = Enabled
	5	MICB2B_DISCH	0	Microphone Bias 2B Discharge
				0 = MICBIAS2B floating when disabled
				1 = MICBIAS2B discharged when disabled
	4	MICB2B_ENA	0	Microphone Bias 2B Enable
				0 = Disabled
				1 = Enabled
	1	MICB2A_DISCH	0	Microphone Bias 2A Discharge
				0 = MICBIAS2A floating when disabled
				1 = MICBIAS2A discharged when disabled
	0	MICB2A_ENA	0	Microphone Bias 2A Enable
				0 = Disabled
				1 = Enabled

^{1.} See Table 4-135 for LDO2 output voltage definition.

Table 4-135 lists the LDO2 voltage control settings.

Table 4-135. LDO2 Voltage Control

LDO2_VSEL[5:0]	LDO Output	LDO2_VSEL[5:0]	LDO Output
0x00	0.900 V	0x15	1.500 V
0x01	0.925 V	0x16	1.600 V
0x02	0.950 V	0x17	1.700 V
0x03	0.975 V	0x18	1.800 V
0x04	1.000 V	0x19	1.900 V
0x05	1.025 V	0x1A	2.000 V
0x06	1.050 V	0x1B	2.100 V
0x07	1.075 V	0x1C	2.200 V
0x08	1.100 V	0x1D	2.300 V
0x09	1.125 V	0x1E	2.400V
0x0A	1.150 V	0x1F	2.500 V
0x0B	1.175 V	0x20	2.600 V
0x0C	1.200 V	0x21	2.700 V
0x0D	1.225 V	0x22	2.800 V
0x0E	1.250 V	0x23	2.900 V
0x0F	1.275 V	0x24	3.000 V
0x10	1.300 V	0x25	3.100 V
0x11	1.325 V	0x26	3.200 V
0x12	1.350 V	0x27	3.300 V
0x13	1.375 V	0x28 to 0x3F	3.300 V
0x14	1.400 V		

4.21 JTAG Interface

The JTAG interface provides test and debug access to the CS47L90 DSP core. The interface comprises five pins, detailed as follows:



- TCK: clock input
- · TDI: data input
- · TDO: data output
- · TMS: mode select input
- TRST: test access port reset input (active low)

For normal operation (test and debug access disabled), the JTAG interface should be held in reset (i.e., TRST should be at Logic 0). An internal pull-down resistor holds the TRST pin low when not actively driven. External connection to DGND is recommended, if the JTAG interface function is not required.

The other JTAG input pins (TCK, TDI, TMS) should also be held at Logic 0 for normal operation. An internal pull-down resistor holds these pins low when not actively driven.

If the JTAG interface is enabled (TRST deasserted and TCK active) at the time of any reset, a software reset must be scheduled, with the TCK input stopped or TRST asserted (Logic 0), before using the JTAG interface.

It is recommended to always schedule a software reset before starting the JTAG clock or deasserting the JTAG reset. In this event, the JTAG interface should be held in its reset state until the software reset has completed, and the BOOT_DONE_STSx bits have been set.

See Section 4.24 for further details of the CS47L90 software reset.

4.22 Short-Circuit Protection

The CS47L90 provides short-circuit protection on the headphone output drivers.

The short-circuit protection function for the headphone output paths operates continuously if the respective output driver is enabled. If a short circuit is detected on the headphone output, current limiting is applied to protect the respective output driver. Note that the driver continues to operate, but the output is current-limited.

The headphone short-circuit protection function provides input to the interrupt control circuit and can be used to trigger an interrupt event when a short-circuit condition is detected; see Section 4.16.

4.23 Power-On Reset (POR)

The CS47L90 remains in the reset state until AVDD, DBVDD1, and DCVDD are above their respective reset thresholds. Note that specified device performance is not assured outside the voltage ranges defined in Table 3-3.

After the initial power-up, the POR is rescheduled following an interruption to the DBVDD1 or AVDD supplies.

If the CS47L90 SLIMbus component is in its operational state, it must be reset before scheduling a POR. See Section 4.11 for details of the SLIMbus reset control messages.

4.23.1 Boot Sequence

Following power-on reset, a boot sequence is executed. The BOOT_DONE_STSx bits are asserted on completion of the boot sequence, as described in Table 4-136. Control-register writes should not be attempted until BOOT_DONE_STSx has been asserted. Note that the BOOT_DONE_STS1 and BOOT_DONE_STS2 bits provide the same information.

The BOOT_DONE_STSx signal is an input to the interrupt control circuit and can be used to trigger an interrupt event on completion of the boot sequence; see Section 4.16. Under default register conditions, a falling edge on the IRQ pin indicates completion of the boot sequence.

For details of the boot sequence, see Section 4.19.



Table 4-136. Device Boot-Up Sta

Register Address	Bit	Label	Default	Description
R6272 (0x1880)	7	BOOT_DONE_	0	Boot Status
IRQ1_Raw_		STS1		0 = Busy (boot sequence in progress)
Status_1				1 = Idle (boot sequence completed)
				Control register writes should not be attempted until Boot Sequence has completed.
R6528 (0x1980)		BOOT_DONE_	0	Boot Status
IRQ2_Raw_		STS2		0 = Busy (boot sequence in progress)
Status_1				1 = Idle (boot sequence completed)
				Control register writes should not be attempted until Boot Sequence has completed.

4.23.2 Digital I/O Status in Reset

Table 1-1 describes the default status of the CS47L90 digital I/O pins on completion of power-on reset, prior to any register writes. The same default conditions are also applicable on completion of a hardware reset or software reset (see Section 4.24).

The same default conditions are applicable following a wake-up transition, except for the \overline{IRQ} and \overline{RESET} pins. These are always-on pins whose configuration is unchanged in Sleep Mode and during a wake-up transition.

Note that the default conditions described in Table 1-1 are not valid if modified by the boot sequence or by a wake-up control sequence. See Section 4.19 for details of these functions.

4.24 Hardware Reset, Software Reset, Wake-Up, and Device ID

The CS47L90 supports hardware- and software-controlled reset functions. The reset functions, and the Sleep/Wake-Up state transitions, provide similar (but not identical) functionality. Each of these is described in the following subsections.

The CS47L90 device ID can be read from the Software_Reset (R0) control register, as described in Section 4.24.7.

4.24.1 Hardware Reset

The CS47L90 provides a hardware reset function, which is executed whenever the RESET input is asserted (Logic 0). The RESET input is active low and is referenced to the DBVDD1 power domain. A hardware reset causes all of the CS47L90 control registers to be reset to their default states.

An internal pull-up resistor is enabled by default on the RESET pin; this can be configured using the RESET_PU bit. A pull-down resistor is also available, as described in Table 4-137. When the pull-up and pull-down resistors are both enabled, the CS47L90 provides a bus keeper function on the RESET pin. The bus keeper function holds the input logic level unchanged whenever the external circuit removes the drive (e.g., if the signal is tristated).

If the CS47L90 SLIMbus component is in its operational state, it must be reset prior to scheduling a hardware reset. See Section 4.11 for details of the SLIMbus reset control messages.

Table 4-137. Reset Pull-Up/Pull-Down Configuration

Register Address	Bit	Label	Default	Description
R6864 (0x1AD0)	1	RESET_PU	1	RESET Pull-up enable
AOD_Pad_Ctrl				0 = Disabled
				1 = Enabled
				Note: If RESET_PD and RESET_PU are both set, a bus keeper function is enabled on the RESET pin.
	0	RESET_PD	0	RESET Pull-down enable
				0 = Disabled
				1 = Enabled
				Note: If RESET_PD and RESET_PU are both set, a bus keeper function is enabled on the RESET pin.



4.24.2 Software Reset

A software reset is executed by writing any value to register R0. A software reset causes most of the CS47L90 control registers to be reset to their default states. Note that the control-write sequencer memory is retained during software reset.

Note that the first register read/write operation following a software reset may be unsuccessful, if the register access is attempted via a different control interface to the one that commanded the software reset. Note that only the first register read/write is affected, and only when using more than one control interface.

4.24.3 Wake-Up

The CS47L90 is in Sleep Mode when AVDD and DBVDD1 are present, and DCVDD is below its reset threshold. (Note that specific control requirements are also applicable for entering Sleep Mode, as described in Section 4.14.)

In Sleep Mode, most of the digital core (and control registers) are held in reset; selected functions and control registers are maintained via an always-on internal supply domain. See Section 4.14 for details of the always-on functions.

A wake-up transition (from Sleep Mode) is similar to a software reset, but selected functions and control registers are maintained via an always-on internal supply domain—the always-on registers are not reset during wake-up. See Section 4.14 for details of the always-on functions.

4.24.4 Write Sequencer and DSP Firmware Memory Control in Reset and Wake-Up

The control-write sequencer memory contents reverts to its default contents following power-on reset, a hardware reset, or a Sleep Mode transition. The control sequences (including any user-defined sequences) are maintained in the sequencer memory through software reset.

The DSP firmware memory contents are cleared following power-on reset, a hardware reset, or a Sleep Mode transition. The firmware memory contents are not affected by software reset, provided DCVDD is held above its reset threshold.

See Section 5.2 for a summary of the CS47L90 memory reset conditions.

4.24.5 Boot Sequence

Following hardware reset, software reset, or wake-up from Sleep Mode, a boot sequence is executed. The BOOT_DONE_ STSx bits (see Table 4-136) are deasserted during hardware reset and software reset, and also in Sleep Mode. The BOOT_DONE_STSx bits are asserted on completion of the boot sequence. Control register writes should not be attempted until BOOT_DONE_STSx has been asserted.

The BOOT_DONE_STSx status is an input to the interrupt control circuit and can be used to trigger an interrupt event; see Section 4.16. Note that the BOOT_DONE_STS1 and BOOT_DONE_STS2 bits provide the same information.

For details of the boot sequence, see Section 4.19.

4.24.6 Digital I/O Status in Reset

The status of the CS47L90 digital I/O pins following hardware reset, software reset, or wake-up is described in Section 4.23.

4.24.7 Device ID

The device ID can be read from Register R0. The hardware revision can be read from Register R1.

The software revision can be read from Register R2. The software revision code is incremented if software driver compatibility or software feature support is changed.

Table 4-138.	Device	Reset	and ID
--------------	--------	-------	--------

Register Address	Bit	Label	Default	Description
R0 (0x0000)	15:0	SW_RST_DEV_	0x6364	Writing to this register resets all registers to their default state.
Software_Reset		ID[15:0]		Reading from this register indicates Device ID 0x6338.
R1 (0x0001)	7:0	HW_	_	Hardware Device revision.
Hardware_ Revision		REVISION[7:0]		This field is incremented for every new revision of the device.
R2 (0x0002)	7:0	SW_	_	Software Device revision.
Software_Revision		REVISION[7:0]		This field is incremented if software driver compatibility or software feature support is changed.

5 Applications

5.1 Recommended External Components

This section provides information on the recommended external components for use with the CS47L90.

5.1.1 Analog Input Paths

The CS47L90 supports up to seven analog audio input connections. Each input is biased to the internal DC reference, VREF. (Note that this reference voltage is present on the VREFC pin.) A DC-blocking capacitor is required for each analog input pin used in the target application. The choice of capacitor is determined by the filter that is formed between that capacitor and the impedance of the input pin. The circuit is shown in Fig. 5-1.




Figure 5-1. Audio Input Path DC-Blocking Capacitor

In accordance with the CS47L90 input pin resistance (see Table 3-5), a $1-\mu F$ capacitance for all input connections gives good results in most cases, with a 3-dB cut-off frequency around 13 Hz.

Ceramic capacitors are suitable, but take care to ensure the desired capacitance is maintained at the AVDD operating voltage. Also, ceramic capacitors may show microphonic effects, where vibrations and mechanical conditions give rise to electrical signals. This is particularly problematic for microphone input paths where a large signal gain is required.

A single capacitor is required for a single-ended line or microphone input connection. For a differential input connection, a DC-blocking capacitor is required on both input pins.

The external connections for single-ended and differential microphones, incorporating the CS47L90 microphone bias circuit, are shown in Fig. 5-2.

5.1.2 DMIC Input Paths

The CS47L90 supports up to 10 channels of DMIC input; two channels of audio data can be multiplexed on each DMICDAT*n* pin. Each stereo pair is clocked using the respective DMICCLK*n* pin.



The external connections for digital microphones, incorporating the CS47L90 microphone bias circuit, are shown in Fig. 5-4. Ceramic decoupling capacitors for the digital microphones may be required—refer to the specific recommendations for the application microphones.

If two microphones are connected to a single DMICDAT pin, the microphones must be configured to ensure that the Left mic transmits a data bit when DMICCLK is high, and the Right mic transmits a data bit when DMICCLK is low. The CS47L90 samples the DMIC data at the end of each DMICCLK phase. Each microphone must tristate its data output when the other microphone is transmitting. Integrated pull-down resistors can be enabled on the DMICDAT pins if required.

The voltage reference for each DMIC interface is selectable. It is important that the selected reference for the CS47L90 interface is compatible with the applicable configuration of the external microphone.

5.1.3 Microphone Bias Circuit

The CS47L90 is designed to interface easily with analog or digital microphones.

Each microphone requires a bias current (electret condenser microphones) or voltage supply (silicon microphones); these can be provided by the MICBIAS regulators on the CS47L90. Two MICBIAS generators are available; switchable outputs allow eight separate reference/supply outputs to be independently controlled.

Note that the MICVDD pin can also be used (instead of MICBIAS nx) as a reference or power supply for external microphones. The MICBIAS outputs are recommended, as these offer better noise performance and independent enable/ disable control.

Analog microphones may be connected in single-ended or differential configurations, as shown in Fig. 5-2. The differential configuration provides better performance due to its rejection of common-mode noise; the single-ended method provides a reduction in external component count.

A bias resistor is required when using an ECM. The bias resistor should be chosen according to the minimum operating impedance of the microphone and MICBIAS voltage so that the maximum bias current of the CS47L90 is not exceeded.

A 2.2-k Ω bias resistor is recommended; this provides compatibility with a wide range of microphone components.




Figure 5-2. Single-Ended and Differential Analog Microphone Connections

Analog MEMS microphones can be connected to the CS47L90 as shown in Fig. 5-3. In this configuration, the MICBIAS generators provide a low-noise supply for the microphones; a bias resistor is not required.






Figure 5-3. Single-Ended and Differential Analog Microphone Connections

DMIC connection to the CS47L90 is shown in Fig. 5-4. Note that ceramic decoupling capacitors at the DMIC power supply pins may be required—refer to the specific recommendations for the application microphones.




Figure 5-4. DMIC Connection

Each MICBIAS generator can operate in Regulator Mode or in Bypass Mode. See Section 4.20 for details of the MICBIAS generators.

In Regulator Mode, the MICBIAS regulators are designed to operate without external decoupling capacitors. The regulators can be configured to support a capacitive load if required (e.g., for DMIC supply decoupling). The compatible load conditions are detailed in Table 3-11.

If the capacitive load on MICBIAS1 or MICBIAS2 exceeds the specified conditions for Regulator Mode (e.g., due to a decoupling capacitor or long PCB trace), the respective generator must be configured in Bypass Mode.

The maximum output current for each MICBIAS regulator is noted in Table 3-11. This limit must be observed for each set of MICBIAS nx outputs, especially if more than one microphone is connected to a single regulator. Note that the maximum output current differs between Regulator Mode and Bypass Mode. The MICBIAS output voltage can be adjusted using register control in Regulator Mode.



5.1.4 Headphone Driver Output Path

The CS47L90 provides three stereo headphone output drivers. These outputs are all ground referenced, allowing direct connection to the external loads. There is no requirement for DC-blocking capacitors.


In single-ended (default) configuration, the headphone outputs comprise six independently controlled output channels, for up to three stereo headphone or line outputs. In mono (BTL) mode, the headphone drivers support up to three differential outputs, suitable for a mono earpiece or hearing coil load.

The headphone outputs incorporate a common mode, or ground loop, feedback path that provides rejection of system-related ground noise. The feedback pins must be connected to ground for normal operation of the headphone outputs. The ground feedback path for HPOUT1 and HPOUT2 headphone paths is selected using the HP1_GND_SEL and HP2_GND_SEL bits respectively.

The feedback pins should be connected to GND as close as possible to the respective headphone jack ground pin, as shown in Fig. 5-5. In mono (differential) mode, the feedback pins should be connected to the ground plane that is closest to the earpiece output PCB tracks.

It is recommended to ensure that the electrical characteristics of the PCB traces for each output pair are closely matched. This is particularly important to matching the two traces of a differential (BTL) output.

Typical headphone and earpiece connections are shown in Fig. 5-5.



Each headphone output can support stereo (single-ended) or mono (differential) output. The illustration shows the configuration for a typical application.

Figure 5-5. Headphone and Earpiece Connection

It is common for ESD diodes to be wired to pins that link to external connectors. This provides protection from potentially harmful ESD effects. In a typical application, ESD diodes would be recommended if the headphone paths (HPOUT1–HPOUT3) are used for external headphone or line output.

The HPOUT*n* outputs are ground-referenced, and the respective voltages may swing between +1.8V and –1.8V. The ESD diode configuration must be carefully chosen.

The recommended ESD diode configuration for these ground-referenced outputs is shown in Fig. 5-6. The back-to-back arrangement prevents clipping and distortion of the output signal.



Note that similar care is required when connecting the CS47L90 outputs to external circuits that provide input path ESD protection; the configuration on those input circuits must be correctly designed to accommodate ground-referenced signals.




Figure 5-6. ESD Diode Configuration for External Output Connections

5.1.5 Power Supply/Reference Decoupling

Electrical coupling exists particularly in digital logic systems where switching in one subsystem causes fluctuations on the power supply. This effect occurs because the inductance of the power supply acts in opposition to the changes in current flow that are caused by the logic switching. The resultant variations (spikes) in the power-supply voltage can cause malfunctions and unintentional behavior in other components. A decoupling (bypass) capacitor can be used as an energy storage component that provides power to the decoupled circuit for the duration of these power-supply variations, protecting it from malfunctions that could otherwise arise.

Coupling also occurs in a lower frequency form when ripple is present on the power supply rail caused by changes in the load current or by limitations of the power-supply regulation method. In audio components such as the CS47L90, these variations can alter the performance of the signal path, leading to degradation in signal quality. A decoupling capacitor can be used to filter these effects by presenting the ripple voltage with a low-impedance path that does not affect the circuit to be decoupled.

These coupling effects are addressed by placing a capacitor between the supply rail and the corresponding ground reference. In the case of systems comprising multiple power supply rails, decoupling should be provided on each rail.

PCB layout is also a contributory factor for coupling effects. If multiple power supply rails are connected to a single supply source, it is recommended to provide separate PCB tracks connecting each rail to the supply. See Section 5.5 for PCB-layout recommendations.

The recommended power-supply decoupling capacitors for CS47L90 are detailed in Table 5-1.

Power Supply	Decoupling Capacitor
AVDD1, AVDD2	2 x 1.0 μF ceramic—one capacitor on each AVDD <i>n</i> pin
CPVDD1	4.7 μF ceramic
CPVDD2	4.7 μF ceramic
DBVDD1, DBVDD2, DBVDD3	3 x 0.1 μF ceramic ¹ —one capacitor for each DBVDD <i>n</i> domain
DCVDD	1 x 1.0 μF ceramic (connect to AA15, AB12)
	1 x 1.0 μF ceramic (connect to AB6, AA3)
	1 x 1.0 μF ceramic (connect to P16)

Table 5-1. Power Supply Decoupling Capacitors



Table 5-1. Power Supply Decoupling Capacitors (Cor
--

Power Supply	Decoupling Capacitor
FLLVDD	1.0 μF ceramic
MICVDD	4.7 μF ceramic
VREFC	2.2 μF ceramic

^{1.}Total capacitance of 4.7 μ F is required for each DBVDDn domain. This can be provided by dedicated DBVDDn decoupling or by other capacitors on the same power rail.

All decoupling capacitors should be placed as close as possible to the CS47L90 device. The connection between AGND, the AVDD decoupling capacitor, and the main system ground should be made at a single point as close as possible to the AGND balls of the CS47L90.

Due to the wide tolerance of many types of ceramic capacitors, care must be taken to ensure that the selected components provide the required capacitance across the required temperature and voltage ranges in the intended application. For most application the use of ceramic capacitors with capacitor dielectric X5R is recommended.

5.1.6 Charge-Pump Components

The CS47L90 incorporates two charge-pump circuits (CP1 and CP2).

CP1 generates the CP1VOUT*nx* supply rails for the ground-referenced headphone drivers; CP2 generates the CP2VOUT supply rail for the microphone bias (MICBIAS) regulators.

Decoupling capacitors are required on each of the charge-pump outputs. Two fly-back capacitors are required for CP1; a single fly-back capacitor is required for CP2.

The recommended charge-pump capacitors for CS47L90 are detailed in Table 5-2.

Description Capacitor CP1VOUT1P decoupling Required capacitance is 2.0 µF at 2 V. Suitable component typically 4.7 µF. CP1VOUT1N decoupling Required capacitance is 2.0 µF at 2 V. Suitable component typically 4.7 µF. CP1 flv-back 1 Required capacitance is 1.0 µF at 2 V. (connect between CP1C1A and CP1C1B) Suitable component typically 2.2 μ F. CP1VOUT2P decoupling Required capacitance is 2.0 µF at 2 V. Suitable component typically 4.7 µF. CP1VOUT2N decoupling Required capacitance is 2.0 uF at 2 V. Suitable component typically 4.7 µF. CP1 flv-back 2 Required capacitance is 1.0 µF at 2 V. (connect between CP1C2A and CP1C2B) Suitable component typically 2.2 µF. CP2VOUT decoupling Required capacitance is 1.0 uF at 3.6 V. Suitable component typically 4.7 µF. CP2 flv-back Required capacitance is 220 nF at 2 V. (connect between CP2CA and CP2CB) Suitable component typically 470 nF.

Table 5-2. Charge-Pump External Capacitors

Ceramic capacitors are recommended for these charge-pump requirements. Note that, due to the wide tolerance of many types of ceramic capacitors, care must be taken to ensure that the selected components provide the required capacitance across the required temperature and voltage ranges in the intended application. Ceramic capacitors with X5R dielectric are recommended.

The positioning of the charge-pump capacitors is important. These capacitors (particularly the fly-back capacitors) must be placed as close as possible to the CS47L90. The component choice and positioning of the CP1 components are more critical than those of CP2, due to the higher output power requirements of CP1.



5.1.7 External Accessory Detection Components

The external accessory detection circuit measures jack insertion using the JACKDET1 and JACKDET2 pins. The insertion switch status is detected using an internal pull-up resistor circuit on the respective pin. Note that the logic thresholds associated with the two JACKDET differ from each other, as described in Table 3-11—this provides support for different jack switch configurations.

Microphone detection and key-button press detection is supported using the MICDETn pins. The applicable pin should be connected to one of the MICBIAS nx outputs, via a 2.2-k Ω bias resistor, as described in Section 5.1.3. Note that, when using the external accessory detection function, the MICBIAS nx resistor must be 2.2 k Ω ±2%.

A recommended circuit configuration, including headphone output on HPOUT1 and microphone connections, is shown in Fig. 5-7. See Section 5.1.1 for details of the DC-blocking microphone input capacitor selection.

The recommended external components and connections for microphone/push-button detection are shown in Fig. 5-7.

Note that, when using the microphone detect circuit, it is recommended to use the IN1B or IN2B analog microphone input paths to ensure best immunity to electrical transients arising from the external accessory.




Figure 5-7. External Accessory Detection

The accessory detection circuit measures the impedance of an external load connected to one of the MICDET pins.

The microphone-detection circuit uses MICVDD, or any one of the MICBIAS nx sources, as a reference. The applicable source is configured using MICDn_BIAS_SRC.

With default register configuration, the CS47L90 can detect the presence of a typical microphone and up to four push buttons, using the components shown in Fig. 5-8. When the microphone detection circuit is enabled, each of the push buttons shown causes a different bit in the MICD*n*_LVL field to be set.

The choice of external resistor values must take into account the impedance of the microphone—the detected impedance corresponds to the combined parallel resistance of the microphone and any asserted push button. The components shown in Fig. 5-8 are examples only, assuming default impedance measurement ranges and a microphone impedance of 1 k Ω or higher.




Figure 5-8. External Accessory Detect Components

5.2 Resets Summary

Table 5-3 summarizes the CS47L90 registers and other programmable memory under different reset conditions. The associated events and conditions are listed as follows:

- A power-on reset occurs when AVDD or DBVDD1 is below its respective reset threshold. Note that DCVDD is also required for initial start-up; subsequent interruption to DCVDD should only be permitted as part of a control sequence for entering Sleep Mode.
- A hardware reset occurs when the RESET input is asserted (Logic 0).
- A software reset occurs when register R0 is written to.
- Sleep Mode is selected when DCVDD is removed. Note that the AVDD and DBVDD1 supplies must be present throughout the Sleep Mode duration.

Reset Type	Always-On Registers ¹	Other Registers	Control-Write Sequencer Memory	DSP Firmware Memory
Power-on reset	Reset	Reset	Reset	Reset
Hardware reset	Reset	Reset	Reset	Reset
Software reset	Reset	Reset	Retained	Retained ²
Sleep Mode	Retained	Reset	Reset	Reset

Table 5-3. Memory Reset Summary

5.3 Output-Signal Drive-Strength Control

The CS47L90 supports configurable drive-strength control for the digital output pins. This can be used to assist system-level integration and design considerations.

The drive-strength control bits are described in Table 5-4. Note that, in the case of bidirectional pins (e.g., GPIO*n*), the drive-strength control bits are only applicable if the pin is configured as an output.

^{1.} See Section 4.14 for details of Sleep Mode and the always-on registers.

^{2.} To retain the DSP firmware memory contents during software reset, it must be ensured that DCVDD is held above its reset threshold.



Table 5-4. Output Drive-Strength and Slew-Rate Control

Register Address	Bit	Label	Default	Description
R8 (0x0008)	8	CIF1MISO_DRV_	1	CIF1MISO output drive strength
Ctrl_IF_CFG_1		STR		0 = 4 mA
				1 = 8 mA
R9 (0x0009)	9	CIF2SDA_DRV_	1	CIF2SDA output drive strength
Ctrl_IF_CFG_2		STR		0 = 4 mA
				1 = 8 mA
R10 (0x000A)	8	CIF3MISO_DRV_	1	CIF3MISO output drive strength
Ctrl_IF_CFG_3		STR		0 = 4 mA
				1 = 8 mA
R1520 (0x05F0)	3	SLIMDAT3_DRV_	0	SLIMDAT3 output drive strength
Slimbus_Pad_Ctrl		STR		0 = 8 mA
				1 = 12 mA
	2	SLIMDAT2_DRV_	0	SLIMDAT2 output drive strength
		STR		0 = 8 mA
		OLIMBATA DDV		1 = 12 mA
	1	SLIMDAT1_DRV_ STR	0	SLIMDAT1 output drive strength
		STIX		0 = 8 mA
	•	CLIMCLIC DDV	0	1 = 12 mA
	0	SLIMCLK_DRV_ STR	0	SLIMCLK output drive strength
		OTIC		0 = 2 mA 1 = 4 mA
R5889 (0x1701)	12	GP1 DRV STR	1	GPIO1 output drive strength
GPIO1_CTRL2	12	GF I_DKV_STK		0 = 4 mA
OF IOT_OTINEZ				1 = 8 mA
R5891 (0x1703)	12	GP2 DRV STR	1	GPIO2 output drive strength
GPIO2_CTRL2		0.2_50		0 = 4 mA
				1 = 8 mA
R5893 (0x1705)	12	GP3_DRV_STR	1	GPIO3 output drive strength
GPIO3_CTRL2				0 = 4 mA
_				1 = 8 mA
R5895 (0x1707)	12	GP4 DRV STR	1	GPIO4 output drive strength
GPIO4_CTRL2				0 = 4 mA
				1 = 8 mA
R5897 (0x1709)	12	GP5_DRV_STR	1	GPIO5 output drive strength
GPIO5_CTRL2				0 = 4 mA
				1 = 8 mA
R5899 (0x170B)	12	GP6_DRV_STR	1	GPIO6 output drive strength
GPIO6_CTRL2				0 = 4 mA
				1 = 8 mA
R5901 (0x170D)	12	GP7_DRV_STR	1	GPIO7 output drive strength
GPIO7_CTRL2				0 = 4 mA
DE002 (0::470E)	40	CD0 DDV CTD	4	1 = 8 mA
R5903 (0x170F)	12	GP8_DRV_STR	1	GPIO8 output drive strength 0 = 4 mA
GPIO8_CTRL2				0 = 4 MA 1 = 8 mA
R5905 (0x1711)	12	GP9_DRV_STR	1	MIF1SCLK/GPIO9 output drive strength
GPIO9_CTRL2	12	GLA_DKA_QIK	'	0 = 4 mA
OI 109_OTTLE				1 = 8 mA
R5907 (0x1713)	12	GP10_DRV_STR	1	MIF1SDA/GPIO10 output drive strength
GPIO10_CTRL2	14	O. 10_DIXV_31K	'	0 = 4 mA
G. 10 10_011\(\)				1 = 8 mA
R5909 (0x1715)	12	GP11_DRV_STR	1	MIF2SCLK/GPIO11 output drive strength
GPIO11_CTRL2				0 = 4 mA
				1 = 8 mA
į.		1		1



Table 5-4. Output Drive-Strength and Slew-Rate Control (Cont.)

Register Address	Bit	Label	Default	Description
R5911 (0x1717)	12	GP12_DRV_STR	1	MIF2SDA/GPIO12 output drive strength
GPIO12_CTRL2				0 = 4 mA
				1 = 8 mA
R5913 (0x1719)	12	GP13_DRV_STR	1	MIF3SCLK/GPIO13 output drive strength
GPIO13_CTRL2				0 = 4 mA
				1 = 8 mA
R5915 (0x171B)	12	GP14_DRV_STR	1	MIF3SDA/GPIO14 output drive strength
GPIO14_CTRL2				0 = 4 mA
				1 = 8 mA
R5917 (0x171D)	12	GP15_DRV_STR	1	AIF1TXDAT/GPIO15 output drive strength
GPIO15_CTRL2				0 = 4 mA
				1 = 8 mA
R5919 (0x171F)	12	GP16_DRV_STR	1	AIF1BCLK/GPIO16 output drive strength
GPIO16_CTRL2				0 = 4 mA
D5004 (0. 4704)	40	0047 0007 070		1 = 8 mA
R5921 (0x1721)	12	GP17_DRV_STR	1	AIF1RXDAT/GPIO17 output drive strength
GPIO17_CTRL2				0 = 4 mA
DE000 (0:4700)	40	OD40 DDV OTD	4	1 = 8 mA
R5923 (0x1723)	12	GP18_DRV_STR	1	AIF1LRCLK/GPIO18 output drive strength
GPIO18_CTRL2				0 = 4 mA
R5925 (0x1725)	12	GP19_DRV_STR	1	1 = 8 mA AIF2TXDAT/GPIO19 output drive strength
GPIO19_CTRL2	12	GP 19_DKV_STK	1	0 = 4 mA
GFIO19_CTRLZ				1 = 8 mA
R5927 (0x1727)	12	GP20_DRV_STR	1	AIF2BCLK/GPIO20 output drive strength
GPIO20_CTRL2	12	OI ZO_DITV_OTIT	'	0 = 4 mA
011020_01112				1 = 8 mA
R5929 (0x1729)	12	GP21_DRV_STR	1	AIF2RXDAT/GPIO21 output drive strength
GPIO21_CTRL2				0 = 4 mA
				1 = 8 mA
R5931 (0x172B)	12	GP22_DRV_STR	1	AIF2LRCLK/GPIO22 output drive strength
GPIO22_CTRL2				0 = 4 mA
_				1 = 8 mA
R5933 (0x172D)	12	GP23_DRV_STR	1	AIF3TXDAT/GPIO23 output drive strength
GPIO23_CTRL2				0 = 4 mA
				1 = 8 mA
R5935 (0x172F)	12	GP24_DRV_STR	1	AIF3BCLK/GPIO24 output drive strength
GPIO24_CTRL2				0 = 4 mA
				1 = 8 mA
R5937 (0x1731)	12	GP25_DRV_STR	1	AIF3RXDAT/GPIO25 output drive strength
GPIO25_CTRL2				0 = 4 mA
				1 = 8 mA
R5939 (0x1733)	12	GP26_DRV_STR	1	AIF3LRCLK/GPIO26 output drive strength
GPIO26_CTRL2				0 = 4 mA
D5044 (0. 4705)	40	0007 001/ 075	4	1 = 8 mA
R5941 (0x1735)	12	GP27_DRV_STR	1	AIF4TXDAT/GPIO27 output drive strength
GPIO27_CTRL2				0 = 4 mA
D5042 (0v4727)	12	CD20 DDV CTD	4	1 = 8 mA
R5943 (0x1737)	12	GP28_DRV_STR	1	AIF4BCLK/GPIO28 output drive strength 0 = 4 mA
GPIO28_CTRL2				0 = 4 MA 1 = 8 mA
R5945 (0x1739)	12	GP29_DRV_STR	1	AIF4RXDAT/GPIO29 output drive strength
GPIO29_CTRL2	12	OF Za_DRV_STR	'	0 = 4 mA
O. 1020_011\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\				1 = 8 mA



Register Address	Bit	Label	Default	Description	
R5947 (0x173B)	12	GP30_DRV_STR	1	AIF4LRCLK/GPIO30 output drive strength	
GPIO30_CTRL2				0 = 4 mA	
_				1 = 8 mA	
R5949 (0x173D)	12	GP31_DRV_STR	1	DMICCLK4/GPIO31 output drive strength	
GPIO31_CTRL2				0 = 4 mA	
				1 = 8 mA	
R5951 (0x173F)	12	GP32_DRV_STR	1	DMICDAT4/GPIO32 output drive strength	
GPIO32_CTRL2				0 = 4 mA	
				1 = 8 mA	
R5953 (0x1741)	12	GP33_DRV_STR	1	DMICCLK5/GPIO33 output drive strength	
GPIO33_CTRL2				0 = 4 mA	
				1 = 8 mA	
R5955 (0x1743)	12	GP34_DRV_STR	1	DMICDAT5/GPIO34 output drive strength	
GPIO34_CTRL2				0 = 4 mA	
				1 = 8 mA	
R5957 (0x1745)	12	GP35_DRV_STR	1	DMICCLK3/GPIO35 output drive strength	
GPIO35_CTRL2				0 = 4 mA	
				1 = 8 mA	
R5959 (0x1747)	12	GP36_DRV_STR	1	DMICDAT3/GPIO36 output drive strength	
GPIO36_CTRL2				0 = 4 mA	
				1 = 8 mA	
R5961 (0x1749)	12	GP37_DRV_STR	1	SPKCLK/GPIO37 output drive strength	
GPIO37_CTRL2				0 = 4 mA	
				1 = 8 mA	
R5963 (0x174B)	12	GP38_DRV_STR	1	SPKDAT/GPIO38 output drive strength	
GPIO38_CTRL2				0 = 4 mA	
				1 = 8 mA	

5.4 Digital Audio Interface Clocking Configurations

The digital audio interfaces (AIF1–AIF4) can be configured in master or slave modes. In all applications, it is important that the system clocking configuration is correctly designed. Incorrect clock configurations lead to audible clicks arising from dropped or repeated audio samples; this is caused by the inherent tolerances of multiple asynchronous system clocks.

To ensure reliable clocking of the audio interface functions, the external interface clocks (e.g., BCLK, LRCLK) must be derived from the same clock source as SYSCLK (or ASYNCCLK, where applicable).

In AIF Master Mode, the external BCLK and LRCLK signals are generated by the CS47L90 and synchronization of these signals with SYSCLK (or ASYNCCLK) is ensured. In this case, clocking of the AIF is typically derived from the MCLK1 or MCLK2 inputs, either directly or via one of the FLL circuits. Alternatively, an AIF n or SLIMbus interface can be used to provide the reference clock to which the AIF master can be synchronized.

In AIF Slave Mode, the external BCLK and LRCLK signals are generated by another device, as inputs to the CS47L90. In this case, the system clock (SYSCLK or ASYNCCLK) must be generated from a source that is synchronized to the external BCLK and LRCLK inputs.

In a typical Slave Mode application, the BCLK input is selected as the clock reference, using the FLL to perform frequency shifting. The MCLK1 or MCLK2 inputs can also be used, but only if the selected clock is synchronized externally to the BCLK and LRCLK inputs. The SLIMbus interface can also provide the clock reference, via one of the FLLs, provided that the BCLK and LRCLK signals are externally synchronized with the SLIMCLK input.

The valid AIF clocking configurations are listed in Table 5-5 for AIF Master and AIF Slave Modes.

The applicable system clock (SYSCLK or ASYNCCLK) depends on the AIFn_RATE setting for the relevant digital audio interface; if AIFn_RATE < 1000, SYSCLK is applicable; if AIFn_RATE ≥ 1000, ASYNCCLK is applicable.



Table 5-5.	AIF	Clocking	Config	urations
-------------------	-----	----------	--------	----------

AIF Mode	Clocking Configuration
AIF Master Mode	SYSCLK_SRC (ASYNCCLK_SRC) selects MCLK1 or MCLK2 as SYSCLK (ASYNCCLK) source.
	SYSCLK_SRC (ASYNCCLK_SRC) selects FLLn as SYSCLK (ASYNCCLK) source;
	FLLn_REFCLK_SRC selects MCLK1 or MCLK2 as FLLn source.
	SYSCLK_SRC (ASYNCCLK_SRC) selects FLLn as SYSCLK (ASYNCCLK) source;
	FLLn_REFCLK_SRC selects a different interface (BCLK, LRCLK, SLIMCLK) as FLLn source.
AIF Slave Mode	SYSCLK_SRC (ASYNCCLK_SRC) selects FLLn as SYSCLK (ASYNCCLK) source;
	FLLn_REFCLK_SRC selects BCLK as FLLn source.
	SYSCLK_SRC (ASYNCCLK_SRC) selects MCLK1 or MCLK2 as SYSCLK (ASYNCCLK) source, provided MCLK is externally synchronized to the BCLK input.
	SYSCLK_SRC (ASYNCCLK_SRC) selects FLLn as SYSCLK (ASYNCCLK) source;
	FLLn_REFCLK_SRC selects MCLK1 or MCLK2 as FLLn source, provided MCLK is externally
	synchronized to the BCLK input.
	SYSCLK_SRC (ASYNCCLK_SRC) selects FLLn as SYSCLK (ASYNCCLK) source;
	FLLn_REFCLK_SRC selects a different interface (e.g., SLIMCLK) as FLLn source, provided the other interface is externally synchronized to the BCLK input.
	other interface is externally synchronized to the BOLK lilput.

In each case, the SYSCLK (ASYNCCLK) frequency must be a valid ratio to the LRCLK frequency; the supported clocking rates are defined by the SYSCLK_FREQ (ASYNC_CLK_FREQ) and SAMPLE_RATE_n (ASYNC_SAMPLE_RATE_n) fields.

The valid AIF clocking configurations are shown in Fig. 5-9 to Fig. 5-15. Note that, where MCLK1 is shown as the clock source, it is equally possible to select MCLK2 as the clock source. Similarly, in cases where FLL1 is shown, it is equally possible to select FLL2 or FLL_AO.

Fig. 5-9 shows AIF Master Mode operation, using MCLK as the clock reference.




Figure 5-9. AIF Master Mode, Using MCLK as Reference



302

Fig. 5-10 shows AIF Master Mode operation, using MCLK as the clock reference. In this example, the FLL is used to generate the system clock, with MCLK as the reference.




Figure 5-10. AIF Master Mode, Using MCLK and FLL as Reference

Fig. 5-11 shows AIF Master Mode operation, using a separate interface as the clock reference. In this example, the FLL is used to generate the system clock, with SLIMCLK as the reference.




Figure 5-11. AIF Master Mode, Using Another Interface as Reference



Fig. 5-12 shows AIF Slave Mode operation, using BCLK as the clock reference. In this example, the FLL is used to generate the system clock, with BCLK as the reference.




Figure 5-12. AIF Slave Mode, Using BCLK and FLL as Reference

Fig. 5-13 shows AIF Slave Mode operation, using MCLK as the clock reference. For correct operation, the MCLK input must be fully synchronized to the audio interface.




Figure 5-13. AIF Slave Mode, Using MCLK as Reference



Fig. 5-14 shows AIF Slave Mode operation, using MCLK as the clock reference. For correct operation, the MCLK input must be fully synchronized to the audio interface. In this example, the FLL is used to generate the system clock, with MCLK as the reference.




Figure 5-14. AIF Slave Mode, Using MCLK and FLL as Reference

Fig. 5-15 shows AIF Slave Mode operation, using a separate interface as the clock reference. In this example, the FLL is used to generate the system clock, with SLIMCLK as the reference. For correct operation, the SLIMCLK input must be fully synchronized to the other audio interfaces.




Figure 5-15. AIF Slave Mode, Using Another Interface as Reference

5.5 PCB Layout Considerations

PCB layout should be carefully considered, to ensure optimum performance of the CS47L90. Poor PCB layout degrades the performance and is a contributory factor in EMI, ground bounce, and resistive voltage losses. All external components should be placed close to the CS47L90, with current loop areas kept as small as possible. The following specific considerations should be noted:

- Placement of the charge pump capacitors is a high priority requirement—these capacitors (particularly the fly-back capacitors) must be placed as close as possible to the CS47L90. The component choice and positioning of the CP1 components are more critical than those of CP2, due to the higher output power requirements of CP1.
- Decoupling capacitors should be placed as close as possible to the CS47L90. The connection between AGND, the AVDD decoupling capacitor, and the main system ground should be made at a single point as close as possible to the AGND balls of the CS47L90.
- The VREFC capacitor should be placed as close as possible to the CS47L90. The ground connection to the VREFC capacitor should be as close as possible to the AGND1 ball of the CS47L90.
- If multiple power supply rails are connected to a single supply source, it is recommended to provide separate PCB tracks connecting each rail to the supply. This configuration is also known as star connection.
- If power supply rails are routed between different layers of the PCB, it is recommended to use several track vias, in order to minimize resistive voltage losses.
- Differential input signal tracks should be routed as a pair, ensuring similar length/width dimensions on each track. Input signal paths should be kept away from high frequency digital signals.
- Differential output signal tracks should be routed as a pair, ensuring similar length/width dimensions on each track. The tracks should provide a low resistance path from the device output pin to the load (< 1% of the minimum load).
- The headphone output ground-feedback pins should be connected to GND as close as possible to the respective headphone jack ground pin. The ground-feedback PCB track should follow the same route as the respective output signal paths.

6 Register Map

The CS47L90 control registers are listed in the following tables. Note that only the register addresses described here should be accessed; writing to other addresses may result in undefined behavior. Register bits that are not documented should not be changed from the default values.

The CS47L90 register map is defined in two regions:

- The codec register space (below 0x3000) is defined in 16-bit word format
- The DSP register space (from 0x3000 upwards) is defined in 32-bit word format

0

0

It is important to ensure that all control interface register operations use the applicable data word format, in accordance with the applicable register addresses.

Table 6-1. Register Map Definition—16-bit region

The 16-bit codec register space is described in Table 6-1.

0

0

Register Name 15 R0 Software_Reset SW RST DEV ID [15:0] (0h) Hardware Revision 0 (1h) R2 (2h) Software_Revision 0 R3 OTP Revision

0

0

)	0	0	0	0	0	0	0				HW_REVI	SION [7:0]				0000h
)	0	0	0	0	0	0	0				SW_REVI	SION [7:0]				0000h
							OTP_REVI	SION [15:0]								0000h
)	0	0	0	0	0	1	CIF1MISO _DRV_ STR	CIF1MISO _PD	0	0	0	1	0	0	0	0308h

0

(3h) R8

R9

(9h) R10 (Ah) Ctrl_IF_CFG_1

Ctrl_IF_CFG_2

Ctrl_IF_CFG_3

CIF2SDA DRV ST

CIF3MISC

Default

6364h

0200h

0308h



Register	Name	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default			
R22 (16h)	Write_Sequencer_Ctrl_0	0	0	0	0	WSEQ_ ABORT	WSEQ_ START	WSEQ_ ENA				WSEQ_	START_IN	DEX [8:0]				0000h			
R23 (17h)	Write_Sequencer_Ctrl_1	0	0	0	0	0	0	WSEQ_ BUSY				WSEQ_C	URRENT_	NDEX [8:0]]			0000h			
R24 (18h)	Write_Sequencer_Ctrl_2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	WSEQ_ BOOT_ START	WSEQ_ LOAD_ MEM	0000h			
R32 (20h)	Tone_Generator_1	0		TONE_R	ATE [3:0]		0	TONE_OF	FSET [1:0]	0	0	TONE2_ OVD	TONE1_ OVD	0	0	TONE2_ ENA	TONE1_ ENA	0000h			
R33 (21h)	Tone_Generator_2						•		TONE1_I	VL [23:8]	•	•	•	•	•	•	•	1000h			
R34 (22h)	Tone_Generator_3	0	0	0	0	0	0	0	0				TONE1	_LVL [7:0]				0000h			
R35 (23h)	Tone_Generator_4		I			I	I	I	TONE2_I	VL [23:8]								1000h			
R36 (24h)	Tone_Generator_5	0	0	0	0	0	0	0	0				TONE2	_LVL [7:0]				0000h			
R48 (30h)	PWM_Drive_1	0		PWM_R	ATE [3:0]		PWN	I_CLK_SEL	[2:0]	0	0	PWM2_ OVD	PWM1_ OVD	0	0	PWM2_ ENA	PWM1_ ENA	0000h			
R49 (31h)	PWM_Drive_2	0	0	0	0	0	0					PWM1_	LVL [9:0]					0100h			
R50 (32h)	PWM_Drive_3	0	0	0	0	0	0					PWM2_	LVL [9:0]					0100h			
R65 (41h)	Sequence_Control	0	0	0	0	0	0	0	0	WSEQ_ ENA_ MICD_ CLAMP	WSEQ_ ENA_ MICD_ CLAMP	0	0	0	0	0	0	0000h			
R66	Spare Triggers	WSEQ	WSEQ	WSEQ	WSEQ	WSEQ	WSEQ	WSEQ	WSEQ	FALL WSEQ	RISE	WSEQ	WSEQ	WSEQ	WSEQ	WSEQ	WSEQ	0000h			
(42h) R75	Spare_Sequence_	TRG16	TRG15	TRG14	TRG13	TRG12	TRG11	TRG10	ENA ENA MICD MICD CLAMP FALL RISE R												
	Select_1 Spare Sequence	0	0	0	0	0	0	0	SENA SENA SENA MICD CLAMP MICD CLAMP FALL RISE												
(4Ch)	Select_2 Spare_Sequence_	0	0	0	0	0	0	0	BNA BNA												
(4Dh) R78	Select_3 Spare Sequence	0	0	0	0	0	0	0	CLAMP												
(4Eh) R79	Select_4 Spare Sequence	0	0	0	0	0	0	0	FALL RISE WSEQ WSEQ WSEQ WSEQ TRG9 TRG9 TRG9 TRG9 TRG9 TRG9 TRG5 TRG4 TRG3 TRG2 TRG1												
(4Fh)	Select_5 Spare Sequence	0	0	0	0	0	0	0	WSEQ_TRG2_INDEX [8:0] WSEQ_TRG3_INDEX [8:0] WSEQ_TRG4_INDEX [8:0] WSEQ_TRG5_INDEX [8:0] WSEQ_TRG6_INDEX [8:0] WSEQ_TRG7_INDEX [8:0] WSEQ_TRG7_INDEX [8:0]												
(50h) R89	Select_6	0	0	0	0	0	0	0	WSEQ_TRG4_INDEX [8:0] WSEQ_TRG5_INDEX [8:0] WSEQ_TRG6_INDEX [8:0] WSEQ_TRG7_INDEX [8:0]												
(59h)	Spare_Sequence_ Select_7																	01FFh			
, ,	Spare_Sequence_ Select_8	0	0	0	0	0	0	0										01FFh			
R91 (5Bh)	Spare_Sequence_ Select_9	0	0	0	0	0	0	0										01FFh			
R92 (5Ch)	Spare_Sequence_ Select_10	0	0	0	0	0	0	0					TRG10_IN					01FFh			
, ,	Spare_Sequence_ Select_11	0	0	0	0	0	0	0				_	TRG11_IN					01FFh			
R94 (5Eh)	Spare_Sequence_ Select_12	0	0	0	0	0	0	0				WSEQ_	TRG12_IN	DEX [8:0]				01FFh			
R97 (61h)	Sample_Rate_ Sequence_Select_1	0	0	0	0	0	0	0			WSEQ_	SAMPLE_F	RATE_DET	ECT_A_IN	DEX [8:0]			01FFh			
R98 (62h)	Sample_Rate_ Sequence_Select_2	0	0	0	0	0	0	0			WSEQ_	SAMPLE_F	RATE_DET	ECT_B_IN	DEX [8:0]			01FFh			
R99 (63h)	Sample_Rate_ Sequence_Select_3	0	0	0	0	0	0	0			WSEQ_	SAMPLE_F	RATE_DET	ECT_C_IN	DEX [8:0]			01FFh			
R100 (64h)	Sample_Rate_ Sequence_Select_4	0	0	0	0	0	0	0			WSEQ_	_SAMPLE_F	RATE_DET	ECT_D_IN	DEX [8:0]			01FFh			
R102	Always_On_Triggers_ Sequence_Select_1	0	0	0	0	0	0	0			WS	EQ_MICD_	CLAMP_R	ISE_INDEX	([8:0]			01FFh			
. ,	Always_On_Triggers_ Sequence_Select_2	0	0	0	0	0	0	0	WSEQ_MICD_CLAMP_FALL_INDEX [8:0]												
R104	Spare_Sequence_ Select 13	0	0	0	0	0	0	0				WSEQ_	TRG13_IN	DEX [8:0]				01FFh			
R105	Spare_Sequence_ Select_14	0	0	0	0	0	0	0				WSEQ_	TRG14_IN	DEX [8:0]				01FFh			
R106	Spare_Sequence_ Select 15	0	0	0	0	0	0	0				WSEQ_	TRG15_IN	DEX [8:0]				01FFh			
R107	Spare_Sequence_ Select 16	0	0	0	0	0	0	0				WSEQ_	TRG16_IN	DEX [8:0]				01FFh			
R110	Trigger_Sequence_ Select 32	0	0	0	0	0	0	0			WSE	Q_DRC1_8	SIG_DET_F	RISE_INDE	X [8:0]			01FFh			
R111	Trigger_Sequence_ Select 33	0	0	0	0	0	0	0			WSE	Q_DRC1_S	SIG_DET_F	FALL_INDE	X [8:0]			01FFh			
(51 11)			l			l		l	l												



Register	Name	15	14	13	12	11	10	9	8	7	6	5	4	3 2 1 0	Default
R120 (78h)	Eventlog_Sequence_ Select_1	0	0	0	0	0	0	0				WSEQ_EV	ENTLOG1_	INDEX [8:0]	01FFh
R121 (79h)	Eventlog_Sequence_ Select_2	0	0	0	0	0	0	0				WSEQ_EV	ENTLOG2_	_INDEX [8:0]	01FFh
R122 (7Ah)	Eventlog_Sequence_ Select 3	0	0	0	0	0	0	0				WSEQ_EV	ENTLOG3_	_INDEX [8:0]	01FFh
R123 (7Bh)	Eventlog_Sequence_ Select 4	0	0	0	0	0	0	0				WSEQ_EV	ENTLOG4_	_INDEX [8:0]	01FFh
R124 (7Ch)	Eventlog_Sequence_ Select 5	0	0	0	0	0	0	0				WSEQ_EV	ENTLOG5_	_INDEX [8:0]	01FFh
R125 (7Dh)	Eventlog_Sequence_ Select 6	0	0	0	0	0	0	0				WSEQ_EV	ENTLOG6_	_INDEX [8:0]	01FFh
R126 (7Eh)	Eventlog_Sequence_ Select 7	0	0	0	0	0	0	0				WSEQ_EV	ENTLOG7_	_INDEX [8:0]	01FFh
R127 (7Fh)	Eventlog_Sequence_ Select 8	0	0	0	0	0	0	0				WSEQ_EV	ENTLOG8_	_INDEX [8:0]	01FFh
R140 (8Ch)	User_Key_Ctrl							l	JSER_KEY	_CTRL [15:	0]				0000h
R144 (90h)	Haptics_Control_1	0		HAP_RA	ATE [3:0]		0	0	0	0	0	0	ONESHOT	T HAP_CTRL [1:0] HAP_ACT 0	0000h
R145 (91h)	Haptics_Control_2	0							LR	A_FREQ [1	4:0]		_		7FFFh
R146 (92h)	Haptics_phase_1_	0	0	0	0	0	0	0	0			P	HASE1_IN	TENSITY [7:0]	0000h
R147	Intensity Haptics_phase_1_ duration	0	0	0	0	0	0	0		<u> </u>		PHASE	1_DURATI	ION [8:0]	0000h
(93h) R148	Haptics_phase_2_	0	0	0	0	0	0	0	0			P	HASE2_IN	TENSITY [7:0]	0000h
(94h) R149	intensity Haptics_phase_2_	0	0	0	0	0				1	PHASE	2_DURATIO	ON [10:0]		0000h
(95h) R150	duration Haptics_phase_3_	0	0	0	0	0	0	0	0			P	HASE3_IN	TENSITY [7:0]	0000h
(96h) R151	intensity Haptics_phase_3_	0	0	0	0	0	0	0				PHASE	3_DURATI	ION [8:0]	0000h
(97h) R152	duration Haptics_Status	0	0	0	0	0	0	0	0	0	0	0	0	0 0 0 ONESHO	T 0000h
(98h) R160	Comfort_Noise_	0		NOISE_GEN	N_RATE [3:	0]	0	0	0	0	0	NOISE_ GEN_ENA		NOISE_GEN_GAIN [4:0]	0000h
(A0h) R256	Generator Clock_32k_1	0	0	0	0	0	0	0	0	0	CLK_32K_ ENA	OEN_ENA	0	0 0 CLK_32K_SRC [1:0]	0002h
(100h) R257	System_Clock_1	SYSCLK_ FRAC	0	0	0	0	SYS	CLK_FREC	[2:0]	0	SYSCLK_ ENA	0	0	SYSCLK_SRC [3:0]	0404h
(101h) R258	Sample_rate_1	0	0	0	0	0	0	0	0	0	0	0		SAMPLE_RATE_1 [4:0]	0011h
(102h) R259	Sample_rate_2	0	0	0	0	0	0	0	0	0	0	0		SAMPLE_RATE_2 [4:0]	0011h
(103h) R260	Sample_rate_3	0	0	0	0	0	0	0	0	0	0	0		SAMPLE_RATE_3 [4:0]	0011h
(104h) R266	Sample_rate_1_status	0	0	0	0	0	0	0	0	0	0	0		SAMPLE_RATE_1_STS [4:0]	0000h
(10Ah) R267	Sample_rate_2_status	0	0	0	0	0	0	0	0	0	0	0		SAMPLE_RATE_2_STS [4:0]	0000h
(10Bh) R268	Sample_rate_3_status	0	0	0	0	0	0	0	0	0	0	0		SAMPLE_RATE_3_STS [4:0]	0000h
(10Ch) R274	Async_clock_1	0	0	0	0	0	ASYNO	C_CLK_FRI	EQ [2:0]	0	ASYNC_ CLK_ENA	0	0	ASYNC_CLK_SRC [3:0]	0305h
(112h) R275	Async_sample_rate_1	0	0	0	0	0	0	0	0	0	CLK_ENA 0	0		ASYNC_SAMPLE_RATE_1 [4:0]	0011h
(113h) R276	Async_sample_rate_2	0	0	0	0	0	0	0	0	0	0	0		ASYNC_SAMPLE_RATE_2 [4:0]	0011h
(114h) R283	Async_sample_rate_1_	0	0	0	0	0	0	0	0	0	0	0	A	ASYNC_SAMPLE_RATE_1_STS [4:0]	0000h
(11Bh) R284	status Async_sample_rate_2_	0	0	0	0	0	0	0	0	0	0	0	A	ASYNC_SAMPLE_RATE_2_STS [4:0]	0000h
(11Ch) R288	status DSP_Clock_1	0	0	0	0	0	0	1	1	0	DSP_ CLK_ENA	0	0	DSP_CLK_SRC [3:0]	0305h
(120h) R290	DSP_Clock_2								DSP_CLK_					, ,	0000h
(122h) R292	DSP Clock 3								SP_FLL_AC	•					0000h
(124h) R294	DSP_Clock_4								P_CLK_FR						0000h
(126h) R295	DSP_Clock_5	0	0	0	0	0	0	0	0	0	0	0	0	DSP_CLK_SRC_STS [3:0]	0000h
(127h) R329	Output_system_clock	OPCLK	0	0	0	0	0	0	0	<u> </u>		CLK_DIV [OPCLK_SEL [2:0]	0000h
(149h)	Catput_System_Glock	ENA	J	,	Ů	ľ	Ü	Ü	ľ		OF	251/_DIA [OI OLIT_OLL [2.0]	UUUUII



Register	Name	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R330 (14Ah)	Output_async_clock	OPCLK_ ASYNC_ ENA	0	0	0	0	0	0	0		OPCLK	(_ASYNC_I	OIV [4:0]		OPCLK	(_ASYNC_S	SEL [2:0]	0000h
R334 (14Eh)	Clock_Gen_Pad_Ctrl	0	0	0	0	0	0	0	MCLK2_ PD	MCLK1_ PD	0	0	0	0	0	0	0	0000h
R338 (152h)	Rate_Estimator_1	0	0	0	0	0	0	0	0	0	0	0	TRIG_ON_ STARTUP	LF	RCLK_SRC	[2:0]	RATE_ EST_ENA	0000h
R339 (153h)	Rate_Estimator_2	0	0	0	0	0	0	0	0	0	0	0		SAMPLE_	RATE_DET	ECT_A [4:0]]	0000h
R340 (154h)	Rate_Estimator_3	0	0	0	0	0	0	0	0	0	0	0		SAMPLE_	RATE_DET	ECT_B [4:0]]	0000h
R341 (155h)	Rate_Estimator_4	0	0	0	0	0	0	0	0	0	0	0		SAMPLE_	RATE_DET	ECT_C [4:0]]	0000h
R342 (156h)	Rate_Estimator_5	0	0	0	0	0	0	0	0	0	0	0		SAMPLE_	RATE_DET	ECT_D [4:0]]	0000h
R352 (160h)	Clocking_debug_5	ASYNC_0	CLK_FREQ	_STS [2:0]	AS	SYNC_CLK_	SRC_STS	[3:0]	0	0	SYSCL	K_FREQ_S	STS [2:0]	•	SYSCLK_SI	RC_STS [3:	0]	0000h
R369 (171h)	FLL1_Control_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	FLL1_ FREERŪN	FLL1_ENA	0002h
R370 (172h)	FLL1_Control_2	FLL1_ CTRL_ UPD	0	0	0	0	0					FLL1_	N [9:0]					0008h
R371 (173h)	FLL1_Control_3			1		ı		1	FLL1_TH	IETA [15:0]								0018h
R372 (174h)	FLL1_Control_4								FLL1_LAN	MBDA [15:0]								007Dh
R373 (175h)	FLL1_Control_5	0	0	0	0		FLL1_FR	ATIO [3:0]		0	0	0	0	0	0	0	0	0000h
R374 (176h)	FLL1_Control_6	0	0	0	0	0	0	0	0	FLL1_REI		0	0	F	LL1_REFC	LK_SRC [3:	:0]	0000h
R375 (177h)	FLL1_Loop_Filter_Test_ 1	FLL1_ FRC_ INTEG_ UPD	0	0	0					FLL	.1_FRC_IN	TEG_VAL [11:0]					0281h
R376 (178h)	FLL1_NCO_Test_0	FLL1_ INTEG_ VALID	0	0	0						FLL1_IN	ΓEG [11:0]						0000h
R377 (179h)	FLL1_Control_7	0	0	0	0	0	0	0	0	0	0		FLL1_G	AIN [3:0]		0	0	0000h
R378 (17Ah)	FLL1_EFS_2	0	0	1	0	FLL1_ PHASE_	0	0	1	0	0	0	0	0	1	1	0	2906h
R385 (181h)	FLL1_Synchroniser_1	0	0	0	0	ENA 0	0	0	0	0	0	0	0	0	0	0	FLL1_ SYNC_ ENA	0000h
R386 (182h)	FLL1_Synchroniser_2	0	0	0	0	0	0		1		I	FLL1_SY	NC_N [9:0]		1			0000h
R387 (183h)	FLL1_Synchroniser_3						ı	F	LL1_SYNC	_THETA [15	:0]							0000h
R388 (184h)	FLL1_Synchroniser_4							FL	L1_SYNC_	Lambda [1	5:0]							0000h
R389 (185h)	FLL1_Synchroniser_5	0	0	0	0	0	FLL1_S	SYNC_FRA	TIO [2:0]	0	0	0	0	0	0	0	0	0000h
R390 (186h)	FLL1_Synchroniser_6	0	0	0	0	0	0	0	0		ICCLK_DIV :0]	0	0	F	LL1_SYNC	CLK_SRC [3	-	0000h
R391 (187h)	FLL1_Synchroniser_7	0	0	0	0	0	0	0	0	0	0		FLL1_SYNC	C_GAIN [3:	0]	0	FLL1_ SYNC_ DFSAT	0001h
R393 (189h)	FLL1_Spread_Spectrum	0	0	0	0	0	0	0	0	0	0	FLL1_SS_	AMPL [1:0]	FLL1_SS_	_FREQ [1:0]	FLL1_SS		0000h
R394 (18Ah)	FLL1_GPIO_Clock	0	0	0	0	0	0	0	0			FLL1	GPCLK_DI	V [6:0]			FLL1 GPCLK_ ENA	0004h
R401 (191h)	FLL2_Control_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	FLL2_ FREERUN	FLL2_ENA	0002h
R402 (192h)	FLL2_Control_2	FLL2_ CTRL_ UPD	0	0	0	0	0		II.		I	FLL2	N [9:0]		II.			0008h
R403 (193h)	FLL2_Control_3									IETA [15:0]								0018h
R404 (194h)	FLL2_Control_4								FLL2_LAN	/IBDA [15:0]								007Dh
R405 (195h)	FLL2_Control_5	0	0	0	0			ATIO [3:0]		0	0	0	0	0	0	0	0	0000h
R406 (196h)	FLL2_Control_6	0	0	0	0	0	0	0	0	_ [1	FCLK_DIV :0]	0	0	F	FLL2_REFC	LK_SRC [3:	:0]	0000h
R407 (197h)	FLL2_Loop_Filter_Test_ 1	FLL2_ FRC_ INTEG_ UPD	0	0	0					FLL	2_FRC_IN	TEG_VAL [11:0]					0281h
R408 (198h)	FLL2_NCO_Test_0	FLL2_ INTEG_ VALID	0	0	0						FLL2_IN	TEG [11:0]						0000h



Register	Name	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R409 (199h)	FLL2_Control_7	0	0	0	0	0	0	0	0	0	0		FLL2_G	AIN [3:0]		0	0	0000h
R410 (19Ah)	FLL2_EFS_2	0	0	1	0	FLL2 PHASE_ ENA	0	0	1	0	0	0	0	0	1	1	0	2906h
R417 (1A1h)	FLL2_Synchroniser_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	FLL2_ SYNC_ ENA	0000h
R418 (1A2h)	FLL2_Synchroniser_2	0	0	0	0	0	0		1		1	FLL2_SYI	NC_N [9:0]	1		1		0000h
R419 (1A3h)	FLL2_Synchroniser_3									_THETA [15	_							0000h
R420 (1A4h)	FLL2_Synchroniser_4							FLI	L2_SYNC_	Lambda [1	5:0]							0000h
R421 (1A5h)	FLL2_Synchroniser_5	0	0	0	0	0	FLL2_S	SYNC_FRAT	ΓΙΟ [2:0]	0	0	0	0	0	0	0	0	0000h
R422 (1A6h)	FLL2_Synchroniser_6	0	0	0	0	0	0	0	0		ICCLK_DIV :0]	0	0	FL	L2_SYNCO	CLK_SRC [3	3:0]	0000h
R423 (1A7h)	FLL2_Synchroniser_7	0	0	0	0	0	0	0	0	0	0		LL2_SYNC	C_GAIN [3:0	0]	0	FLL2_ SYNC_ DFSAT	0001h
R425 (1A9h)	FLL2_Spread_Spectrum	0	0	0	0	0	0	0	0	0	0	FLL2_SS_	AMPL [1:0]	FLL2_SS_	FREQ [1:0]	FLL2_SS		0000h
R426 (1AAh)	FLL2_GPIO_Clock	0	0	0	0	0	0	0	0			FLL2	GPCLK_DI	V [6:0]			FLL2 GPCLK_ ENA	0004h
R465 (1D1h)	FLL_AO_Control_1	0	0	0	0	0	0	0	0	0	0	0	0	0	FLL_AO_ HŌLD	0	FLL_AO_ ENA	0004h
R470 (1D6h)	FLL_AO_Control_6	1	0	00	0	0	0	0	0	0	0	0	0	FL	L_AO_REF	CLK_SRC [[3:0]	8004h
R490 (1EAh)	FLL_AO_GPIO_Clock	0	0	0	0	0	0	0	0			FLL_AC)_GPCLK_I	OIV [6:0]			FLL_AO_ GPCLK_ ENA	0002h
R512 (200h)	Mic_Charge_Pump_1	0	0	0	0	0	0	0	0	0	0	0	0	0	CP2_ DISCH	CP2 BYPASS	CP2_ENA	0006h
R531 (213h)	LDO2_Control_1	0	0	0	0	0		ı	LDO2_V	SEL [5:0]	1		0	0	LDO2_ DISCH	0	0	03E4h
R536 (218h)	Mic_Bias_Ctrl_1	MICB1_ EXT_CAP	0	0	0	0	0	0		MICB1_	LVL [3:0]		0	MICB1_ RATE	MICB1_ DISCH	MICB1_ BYPASS	MICB1_ ENA	00E6h
R537 (219h)	Mic_Bias_Ctrl_2	MICB2_ EXT_CAP	0	0	0	0	0	0		MICB2_	LVL [3:0]		0	MICB2_ RATE	MICB2_ DISCH	MICB2_ BYPASS	MICB2_ ENA	00E6h
R540 (21Ch)	Mic_Bias_Ctrl_5	0	MICB1D_ BYP	MICB1D_ DISCH	MICB1D_ ENA	0	MICB1C_ BYP	MICB1C_ DISCH	MICB1C_ ENA	0	MICB1B_ BYP	MICB1B_ DISCH	MICB1B_ ENA	0	MICB1A_ BYP	MICB1A_ DISCH	MICB1A_ ENA	2222h
R542 (21Eh)	Mic_Bias_Ctrl_6	0	MICB2D_ BYP	MICB2D_ DISCH	MICB2D_ ENA	0	MICB2C_ BYP	MICB2C_ DISCH	MICB2C_ ENA	0	MICB2B_ BYP	MICB2B_ DISCH	MICB2B_ ENA	0	MICB2A_ BYP	MICB2A_ DISCH	MICB2A_ ENA	2222h
R665 (299h)	Headphone_Detect_0	HPD_ OVD_ENA	HPD	_OUT_SEL	[2:0]	0	HPC	FRC_SEL	[2:0]	0	HPD_S	SENSE_SE	L [2:0]	0	HPD	_GND_SEL	[2:0]	0000h
R667 (29Bh)	Headphone_Detect_1	0	0	0	0	0	HPD_IMP RANG	EDANCE_ SE [1:0]	0	0	0	0	HPD_CLK	_DIV [1:0]	HPD_R/	ATE [1:0]	HPD_ POLL (M)	0000h
R668 (29Ch)	Headphone_Detect_2	HPD DONE		•	•	•	•		Н	PD_LVL [14	:0]		•					0000h
R669 (29Dh)	Headphone_Detect_3	0	0	0	0	0	0					HPD_DA	CVAL [9:0]					0000h
R674 (2A2h)	Mic_Detect_1_Control_0	MICD1_ ADC_ MODE	0	0	0	0	0	0	0	0	MICD1_	_SENSE_S	EL [2:0]	0	MICD	1_GND_SE	EL [2:0]	0010h
R675 (2A3h)	Mic_Detect_1_Control_1		D1_BIAS_S	TARTTIME	[3:0]		MICD1_F	RATE [3:0]	Į.		MICD1_BIA	S_SRC [3:0)]	0	0	MICD1_ DBTIME	MICD1_ ENA	1102h
R676 (2A4h)	Mic_Detect_1_Control_2	0	0	0	0	0	0	0	0				MICD1_LV	L_SEL [7:0]]	I		009Fh
R677 (2A5h)	Mic_Detect_1_Control_3	0	0	0	0	0			l .	MI	CD1_LVL [8	3:0]				MICD1_ VALID	MICD1_ STS	0000h
R683 (2ABh)	Mic_Detect_1_Control_4		•	MI	CD1_ADC\	AL_DIFF [7	7:0]			0			MICE	01_ADCVAI	L [6:0]		•	0000h
R690 (2B2h)	Mic_Detect_2_Control_0	MICD2_ ADC_ MODE	0	0	0	0	0	0	0	0	MICD2	_SENSE_S	EL [2:0]	0	MICD	2_GND_SE	L [2:0]	0010h
R691 (2B3h)	Mic_Detect_2_Control_1		D2_BIAS_S	TARTTIME	[3:0]		MICD2_F	RATE [3:0]	Į.		MICD2_BIA	S_SRC [3:0)]	0	0	MICD2 DBTIME	MICD2_ ENA	1102h
R692 (2B4h)	Mic_Detect_2_Control_2	0	0	0	0	0	0	0	0				MICD2_LV	L_SEL [7:0]]			009Fh
R693 (2B5h)	Mic_Detect_2_Control_3	0	0	0	0	0				MI	CD2_LVL [8	3:0]				MICD2_ VALID	MICD2_ STS	0000h
R699 (2BBh)	Mic_Detect_2_Control_4			MI	CD2_ADC\	AL_DIFF [7	7:0]			0			MICE	02_ADCVAI	L [6:0]			0000h
R710 (2C6h)	Micd_Clamp_control	0	0	0	0	0	0	0	0	0	0	0	MICD_ CLAMP_ OVD	М	IICD_CLAMI	P_MODE [3	3:0]	0010h
R712 (2C8h)	GP_Switch_1	0	0	0	0	0	0	0	0	0	0	0	0	SW2_M	ODE [1:0]	SW1_M	ODE [1:0]	0000h



Register	Name	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R723 (2D3h)	Jack_detect_analogue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	JD2_ENA	JD1_ENA	0000h
R768 (300h)	Input_Enables	0	0	0	0	0	0	IN5L_ENA	IN5R_ENA	IN4L_ENA	IN4R_ENA	IN3L_ENA	IN3R_ENA	IN2L_ENA	IN2R_ENA	IN1L_ENA	IN1R_ENA	0000h
R769 (301h)	Input_Enables_Status	0	0	0	0	0	0	IN5L_ ENA_STS	IN5R_ ENA_STS	IN4L_ ENA_STS	IN4R_ ENA_STS	IN3L_ ENA_STS	IN3R_ ENA_STS	IN2L_ ENA_STS	IN2R_ ENA_STS	IN1L_ ENA_STS	IN1R_ ENA_STS	0000h
R776 (308h)	Input_Rate	0		IN_RA	TE [3:0]		IN_RATE_ MODE	0	0	0	0	0	0	0	0	0	0	0400h
R777 (309h)	Input_Volume_Ramp	0	0	0	0	0	0	0	0	0	IN_	VD_RAMP	[2:0]	0	IN_	VI_RAMP [2:0]	0022h
R780 (30Ch)	HPF_Control	0	0	0	0	0	0	0	0	0	0	0	0	0	IN_	HPF_CUT [[2:0]	0002h
R784 (310h)	IN1L_Control	IN1L_HPF	0	0	IN1_DMIC	_SUP [1:0]	IN1_ MODE	0	0		I	IN1L	_PGA_VOL	[6:0]	I		0	0080h
R785 (311h)	ADC_Digital_Volume_1L	0	IN1L_S	RC [1:0]	0	IN1L_LP_ MODE	0	IN_VU	IN1L MUTE				IN1L_V	OL [7:0]				0180h
R786 (312h)		IN1L_SIG_ DET_ENA	0	0	0	0	11	N1_OSR [2:	0]	0	0	0	0	0	0	0	0	0500h
R787 (313h)	IN1L_Rate_Control	0		IN1L_R/	ATE [3:0]	ı	0	0	0	0	0	0	0	0	0	0	0	0000h
R788 (314h)	IN1R_Control	IN1R_HPF	0	0	IN1_DMIC	CCLK_SRC :0]	0	0	0			IN1R	PGA_VOL	[6:0]	I	l	0	0080h
R789 (315h)	ADC_Digital_Volume_1R	0	IN1R_S	RC [1:0]	0	IN1R_LP_ MODE	0	IN_VU	IN1R MUTE				IN1R_V	OL [7:0]				0180h
R790 (316h)	DMIC1R_Control	IN1R_ SIG_DET_ ENA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000h
R791 (317h)	IN1R_Rate_Control	0		IN1R_R	ATE [3:0]	I	0	0	0	0	0	0	0	0	0	0	0	0000h
R792 (318h)	IN2L_Control	IN2L_HPF	0	0	IN2_DMIC	_SUP [1:0]	IN2_ MODE	0	0			IN2L	_PGA_VOL	[6:0]		ı	0	0080h
R793 (319h)	ADC_Digital_Volume_2L	0	IN2L_SI	RC [1:0]	0	IN2L_LP_ MODE	0	IN_VU	IN2L MUTE				IN2L_V	OL [7:0]			ı	0180h
R794 (31Ah)	DMIC2L_Control	IN2L_SIG_ DET_ENA	0	0	0	0	11	N2_OSR [2:	0]	0	0	0	0	0	0	0	0	0500h
R795 (31Bh)	IN2L_Rate_Control	0		IN2L_R/	ATE [3:0]	ı	0	0	0	0	0	0	0	0	0	0	0	0000h
R796 (31Ch)	IN2R_Control	IN2R_HPF	0	0	IN2_DMIC	CCLK_SRC :0]	0	0	0		ı	IN2R	PGA_VOL	[6:0]	l	ı	0	0080h
R797 (31Dh)	ADC_Digital_Volume_2R	0	IN2R_S	RC [1:0]	0	IN2R_LP_ MODE	0	IN_VU	IN2R MUTE				IN2R_V	OL [7:0]				0180h
R798 (31Eh)	DMIC2R_Control	IN2R_ SIG_DET_ ENA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000h
R799 (31Fh)	IN2R_Rate_Control	0		IN2R_R	ATE [3:0]	•	0	0	0	0	0	0	0	0	0	0	0	0000h
R800 (320h)	IN3L_Control	IN3L_HPF	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000h
R801 (321h)	ADC_Digital_Volume_3L	0	0	0	0	IN3L_LP_ MODE	0	IN_VU	IN3L_ MUTE				IN3L_V	OL [7:0]	•			0180h
R802 (322h)	DMIC3L_Control	IN3L_SIG_ DET_ENA	0	0	0	0	11	N3_OSR [2:	0]	0	0	0	0	0	0	0	0	0500h
R803 (323h)	IN3L_Rate_Control	0		IN3L_R/	ATE [3:0]		0	0	0	0	0	0	0	0	0	0	0	0000h
R804 (324h)	IN3R_Control	IN3R_HPF	0	0	IN3_DMIC	CCLK_SRC :0]	0	0	0	0	0	0	0	0	0	0	0	0000h
	ADC_Digital_Volume_3R	0	0	0	0	IN3R_LP_ MODE	0	IN_VU	IN3R MUTE		•	•	IN3R_V	OL [7:0]		•	•	0180h
	DMIC3R_Control	IN3R_ SIG_DET_ ENA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000h
R807 (327h)	IN3R_Rate_Control	0		IN3R_R	ATE [3:0]		0	0	0	0	0	0	0	0	0	0	0	0000h
R808 (328h)	IN4L_Control	IN4L_HPF	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000h
	ADC_Digital_Volume_4L	0	0	0	0	IN4L_LP_ MODE	0	IN_VU	IN4L MUTE		1	1	IN4L_V	OL [7:0]	1	1	1	0180h
R810 (32Ah)	DMIC4L_Control	IN4L_SIG_ DET_ENA	0	0	0	0	II.	14_OSR [2:	0]	0	0	0	0	0	0	0	0	0500h
R811 (32Bh)	IN4L_Rate_Control	0		IN4L_R/	ATE [3:0]	•	0	0	0	0	0	0	0	0	0	0	0	0000h
R812 (32Ch)	IN4R_Control	IN4R_HPF	0	0	IN4_DMIC	CCLK_SRC :0]	0	0	0	0	0	0	0	0	0	0	0	0000h
	ADC_Digital_Volume_4R	0	0	0	0	IN4R_LP_ MODE	0	IN_VU	IN4R MUTE				IN4R_V	OL [7:0]			•	0180h
R814 (32Eh)	DMIC4R_Control	IN4R_ SIG_DET_ ENA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000h



Register	Name	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R815 II (32Fh)	IN4R_Rate_Control	0		IN4R_R	ATE [3:0]		0	0	0	0	0	0	0	0	0	0	0	0000h
R816 (330h)	IN5L_Control	IN5L_HPF	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000h
R817 (331h)	ADC_Digital_Volume_5L	0	0	0	0	IN5L_LP_ MODE	0	IN_VU	IN5L MUTE			•	IN5L_V	OL [7:0]	•	•		0180h
R818 (332h)	DMIC5L_Control	IN5L_SIG_ DET_ENA	0	0	0	0	II	N5_OSR [2:	0]	0	0	0	0	0	0	0	0	0500h
R819 (333h)	N5L_Rate_Control	0		IN5L_R/	ATE [3:0]	•	0	0	0	0	0	0	0	0	0	0	0	0000h
R820 (334h)	N5R_Control	IN5R_HPF	0	0		CLK_SRC :0]	0	0	0	0	0	0	0	0	0	0	0	0000h
R821 (335h)	ADC_Digital_Volume_5R	0	0	0	0	IN5R_LP_ MODE	0	IN_VU	IN5R_ MUTE			•	IN5R_V	OL [7:0]	•	•		0180h
R822 (336h)	DMIC5R_Control	IN5R_ SIG_DET_ ENA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000h
R823 (337h)	IN5R_Rate_Control	0		IN5R_R	ATE [3:0]	•	0	0	0	0	0	0	0	0	0	0	0	0000h
R832 (340h)	Signal_Detect_Globals	0	0	0	0	0	0	0		IN_SI	G_DET_TH	R [4:0]		II	N_SIG_DE1	_HOLD [3:	0]	0001h
R840 (348h)	Dig_Mic_Pad_Ctrl	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DMICDAT2 _PD	DMICDAT1 _PD	0000h
R1024 (400h)	Output_Enables_1	0	0	0	0	0	0	OUT5L_ ENA	OUT5R_ ENA	0	0	HP3L_ ENA	HP3R_ ENA	HP2L_ ENA	HP2R_ ENA	HP1L_ ENA	HP1R_ ENA	0000h
R1025 (401h)	Output_Status_1	0	0	0	0	0	0	OUT5L_ ENA_STS	OUT5R_ ENA_STS	0	0	0	0	0	0	0	0	0000h
R1030 (406h)	Raw_Output_Status_1	0	0	0	0	0	0	0	0	0	0	OUT3L_ ENA_STS	OUT3R_ ENA_STS	OUT2L_ ENA_STS	OUT2R_ ENA_STS	OUT1L_ ENA_STS	OUT1R_ ENA_STS	0000h
R1032 (408h)	Output_Rate_1	0		OUT_R/	ATE [3:0]	•	0	0	0	0	0	0	0	0	0	0	0	0000h
R1033 (409h)	Output_Volume_Ramp	0	0	0	0	0	0	0	0	0	OUT	_VD_RAMF	[2:0]	0	OUT	_VI_RAMP	[2:0]	0022h
R1040 (410h)	Output_Path_Config_1L	0	OUT1L_ HIFI	0	OUT1_ MONO	OUT1L_/	ANC_SRC :0]	0	0	1	0	0	0	0	0	0	0	0080h
R1041 (411h)	DAC_Digital_Volume_1L	0	0	0	0	0	0	OUT_VU	OUT1L_ MUTE				OUT1L_	VOL [7:0]				0180h
R1042 (412h)	Output_Path_Config_1	0	0	0	0	0	0	0	0	0	0	0	0	0	HP1	_GND_SEL	[2:0]	0000h
R1043 (413h)	Noise_Gate_Select_1L	0	0	0	0			•		01	UT1L_NGA	TE_SRC [11	:0]					0001h
R1044 (414h)	Output_Path_Config_1R	0	OUT1R_ HIFI	0	0	OUT1R_/	ANC_SRC :0]	0	0	1	0	0	0	0	0	0	0	0080h
R1045 (415h)	DAC_Digital_Volume_1R	0	0	0	0	0	0	OUT_VU	OUT1R_ MUTE				OUT1R_	VOL [7:0]				0180h
R1047 (417h)	Noise_Gate_Select_1R	0	0	0	0					Ol	JT1R_NGA	TE_SRC [1 ^e	:0]					0002h
R1048 (418h)	Output_Path_Config_2L	0	OUT2L_ HIFI	0	OUT2_ MONO		ANC_SRC :0]	0	0	1	0	0	0	0	0	0	0	0080h
R1049 (419h)	DAC_Digital_Volume_2L	0	0	0	0	0	0	OUT_VU	OUT2L_ MUTE			•	OUT2L_\	VOL [7:0]	•	•		0180h
R1050 (41Ah)	Output_Path_Config_2	0	0	0	0	0	0	0	0	0	0	0	0	0	HP2	_GND_SEL	[2:0]	0002h
R1051 N (41Bh)	Noise_Gate_Select_2L	0	0	0	0					0	UT2L_NGA	TE_SRC [11	:0]					0004h
R1052 (41Ch)	Output_Path_Config_2R	0	OUT2R_ HIFI	0	0	OUT2R_/	ANC_SRC :0]	0	0	1	0	0	0	0	0	0	0	0080h
R1053 (41Dh)	DAC_Digital_Volume_2R	0	0	0	0	0	0	OUT_VU	OUT2R_ MUTE			•	OUT2R_	VOL [7:0]	•	•		0180h
R1055 N (41Fh)	Noise_Gate_Select_2R	0	0	0	0			•		Ol	JT2R_NGA	TE_SRC [1 ^e	:0]					0008h
R1056 (420h)	Output_Path_Config_3L	0	OUT3L_ HIFI	0	OUT3_ MONO	OUT3L_A	ANC_SRC :0]	0	0	1	0	0	0	0	0	0	0	0080h
. ,	DAC_Digital_Volume_3L	0	0	0	0	0	0	OUT_VU	OUT3L_ MUTE				OUT3L_	VOL [7:0]			•	0180h
	Noise_Gate_Select_3L	0	0	0	0			1		0	UT3L_NGA	TE_SRC [11	:0]					0010h
	Output_Path_Config_3R	0	OUT3R_ HIFI	0	0	OUT3R_/	ANC_SRC :0]	0	0	1	0	0	0	0	0	0	0	0080h
R1061 (425h)	DAC_Digital_Volume_3R	0	0	0	0	0	0	OUT_VU	OUT3R_ MUTE		•		OUT3R_	VOL [7:0]			•	0180h
	Noise_Gate_Select_3R	0	0	0	0		•			Ol	JT3R_NGA	TE_SRC [1 ^e	:0]					0020h
	Output_Path_Config_5L	0	OUT5L_ HIFI	OUT5_ OSR	0	OUT5L_/	ANC_SRC :0]	0	0	0	0	0	0	0	0	0	0	0000h
R1073 (431h)	DAC_Digital_Volume_5L	0	0	0	0	0	0	OUT_VU	OUT5L_ MUTE				OUT5L_\	VOL [7:0]				0180h



Section Sect	Register	Name	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
1940 1940		Noise_Gate_Select_5L	0	0	0	0					Ol	JT5L_NGA	TE_SRC [11	:0]					0100h
MATE		Output_Path_Config_5R	0	OUT5R_ HIFI	0	0	OUT5R_/	ANC_SRC :0]	0	0	0	0	0	0	0	0	0	0	0000h
Note: _ Seed: _ Seed		DAC_Digital_Volume_5R	0	0	0	0	0	0	OUT_VU				I	OUT5R_	VOL [7:0]	1	1	ı	0180h
Helicond Helicond	R1079	Noise_Gate_Select_5R	0	0	0	0		l.	1		Ol	JT5R_NGA	TE_SRC [1'	1:0]					0200h
REFINE ACC. CONTROL	R1102	Filter_Control	0	0	0	0	0	0	0	0	0	0	0	0		HIFI_FIR_	_TYPE [3:0]		0000h
RT152 AC_AEC_Control 2	R1104	DAC_AEC_Control_1	0	0	0	0	0	0	0	0	0	0	AEG	C1_LOOPB/	ACK_SRC	[3:0]	AEC1_ ENA_STS	LOOPBAC	0000h
RT156 PMS_PRY_CTRL_1		DAC_AEC_Control_2	0	0	0	0	0	0	0	0	0	0	AEG	C2_LOOPB/	ACK_SRC	[3:0]		AEC2_ LOOPBĀC	0000h
MATE		Noise_Gate_Control	0	0	0	0	0	0	0	0	0	0	NGATE_H	HOLD [1:0]	NG	SATE_THR	[2:0]	NGATE_	0000h
RT158 DML_SPK_CITIE_2		PDM_SPK1_CTRL_1	0	0		SPK1L_ MUTE	0	0	0	MUTE				SPK1_MUTI	E_SEQ [7:0	0]			0069h
		PDM_SPK1_CTRL_2	0	0	0	0	0	0	0		0	0	0	0	0	0	0	SPK1_ FMT	0000h
R1282 AFT_TX_PR_CTI		AIF1_BCLK_Ctrl	0	0	0	0	0	0	0	0		BCLK_	BCLK		AIF1_	BCLK_FRE	Q [4:0]		000Ch
		AIF1_Tx_Pin_Ctrl	0	0	0	0	0	0	0	0	0		AIF1TX	0	0	0	0	0	0000h
R1282 AFT_Rate_Ctrt		AIF1_Rx_Pin_Ctrl	0	0	0	0	0	0	0	0	0	0	0	LRCLK_	0	LRCLK_	LRCLK_	LRCLK_	0000h
		AIF1_Rate_Ctrl	0		AIF1_R/	ATE [3:0]	l	0	0	0	0	AIF1_TRI	0		0				0000h
(506h)		AIF1_Format	0	0	0	0	0	0	0	0	0	0	0	0	0	А	IF1_FMT [2	:0]	0000h
		AIF1_Rx_BCLK_Rate	0	0	0						AIF	1_BCPF [1	2:0]						0040h
(508h) RT298 AIF1_Frame_Ctrl_3 0 0 0 0 0 0 0 0 0		AIF1_Frame_Ctrl_1	0	0			AIF1TX	_WL [5:0]					A	NF1TX_SLC)T_LEN [7:	0]			1818h
R1292 A F1_Frame_Ctrl_3		AIF1_Frame_Ctrl_2	0	0			AIF1RX	_WL [5:0]					Α	JF1RX_SLC	OT_LEN [7:	0]			1818h
(SOAh)		AIF1_Frame_Ctrl_3	0	0	0	0	0	0	0	0	0	0			AIF1TX1_	SLOT [5:0]			0000h
(s06h)		AIF1_Frame_Ctrl_4	0	0	0	0	0	0	0	0	0	0			AIF1TX2_	SLOT [5:0]			0001h
(50Ch) R1294 AIF1_Frame_Ctrl_8 0 0 0 0 0 0 0 0 0		AIF1_Frame_Ctrl_5	0	0	0	0	0	0	0	0	0	0			AIF1TX3_	SLOT [5:0]			0002h
R1293 AIF1_Frame_Ctrl_7		AIF1_Frame_Ctrl_6	0	0	0	0	0	0	0	0	0	0			AIF1TX4_	SLOT [5:0]			0003h
R1294 A F1_Frame_Ctrl_8	R1293	AIF1_Frame_Ctrl_7	0	0	0	0	0	0	0	0	0	0			AIF1TX5_	SLOT [5:0]			0004h
R1296 AIF1_Frame_Ctrl_10 0 0 0 0 0 0 0 0 0		AIF1_Frame_Ctrl_8	0	0	0	0	0	0	0	0	0	0			AIF1TX6_	SLOT [5:0]			0005h
R1296	R1295 (50Fh)	AIF1_Frame_Ctrl_9	0	0	0	0	0	0	0	0	0	0			AIF1TX7_	SLOT [5:0]			0006h
R1297	R1296	AIF1_Frame_Ctrl_10	0	0	0	0	0	0	0	0	0	0			AIF1TX8_	SLOT [5:0]			0007h
(512h)		AIF1_Frame_Ctrl_11	0	0	0	0	0	0	0	0	0	0			AIF1RX1_	SLOT [5:0]			0000h
R1299	R1298	AIF1_Frame_Ctrl_12	0	0	0	0	0	0	0	0	0	0			AIF1RX2_	SLOT [5:0]			0001h
R1300	R1299	AIF1_Frame_Ctrl_13	0	0	0	0	0	0	0	0	0	0			AIF1RX3_	SLOT [5:0]			0002h
R1301	R1300	AIF1_Frame_Ctrl_14	0	0	0	0	0	0	0	0	0	0			AIF1RX4_	SLOT [5:0]			0003h
R1302	R1301	AIF1_Frame_Ctrl_15	0	0	0	0	0	0	0	0	0	0			AIF1RX5_	SLOT [5:0]			0004h
R1303 (517h) AIF1_Frame_Ctrl_17 0	R1302	AIF1_Frame_Ctrl_16	0	0	0	0	0	0	0	0	0	0			AIF1RX6_	SLOT [5:0]			0005h
R1304	R1303	AIF1_Frame_Ctrl_17	0	0	0	0	0	0	0	0	0	0			AIF1RX7_	SLOT [5:0]			0006h
R1305	R1304	AIF1_Frame_Ctrl_18	0	0	0	0	0	0	0	0	0	0			AIF1RX8_	SLOT [5:0]			0007h
(51Ah)	R1305	AIF1_Tx_Enables	0	0	0	0	0	0	0	0				AIF1TX5_ ENA		AIF1TX3_ ENA	AIF1TX2_ ENA		
R1344 AIF2_BCLK_Ctrl		AIF1_Rx_Enables	0	0	0	0	0	0	0	0	AIF1RX8_ ENA								0000h
		AIF2_BCLK_Ctrl	0	0	0	0	0	0	0	0	AIF2_ BCLK_INV	BCLK_	AIF2_ BCLK_ MSTR		AIF2_	BCLK_FRE	Q [4:0]		000Ch



\$11-16 MFZ_PLE_PRO_COLI C C C C C C C C C	Register	Name	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
Section Sect		AIF2_Tx_Pin_Ctrl	0	0	0	0	0	0	0	0	0	0	AIF2TX_ DAT_TRI	0	0	0	0	0	0000h
GS450 NF2_Frame_CIT_5		AIF2_Rx_Pin_Ctrl	0	0	0	0	0	0	0	0	0	0	0	AIF2 LRCLK_ ADV	0	LRCLK_	LRCLK	AIF2_ LRCLK_ MSTR	0000h
GAMPA Commonweal Commonw		AIF2_Rate_Ctrl	0		AIF2_R/	ATE [3:0]	•	0	0	0	0	AIF2_TRI	0	0	0	0	0	0	0000h
GAMP		AIF2_Format	0	0	0	0	0	0	0	0	0	0	0	0	0	A	NF2_FMT [2	:0]	0000h
1818 1818	R1350	AIF2_Rx_BCLK_Rate	0	0	0		I	I	I	!	Alf	2_BCPF [1	2:0]	1					0040h
	R1351	AIF2_Frame_Ctrl_1	0	0		I	AIF2TX	WL [5:0]					A	AIF2TX_SL	OT_LEN [7:	0]			1818h
1935 NEZ_Frame_Crit_4	R1352	AIF2_Frame_Ctrl_2	0	0			AIF2RX	_WL [5:0]					A	NF2RX_SL	OT_LEN [7:	0]			1818h
R1556 MFZ_Frame_Cirl_1	R1353	AIF2_Frame_Ctrl_3	0	0	0	0	0	0	0	0	0	0			AIF2TX1_	SLOT [5:0]			0000h
H1556 MF2_Frame_CM_1	R1354	AIF2_Frame_Ctrl_4	0	0	0	0	0	0	0	0	0	0			AIF2TX2_	SLOT [5:0]			0001h
	R1355	AIF2_Frame_Ctrl_5	0	0	0	0	0	0	0	0	0	0			AIF2TX3_	SLOT [5:0]			0002h
(S4Ch) September September		AIF2_Frame_Ctrl_6	0	0	0	0	0	0	0	0	0	0			AIF2TX4_	SLOT [5:0]			0003h
R1586 MF2_Frame_Cirt. 8		AIF2_Frame_Ctrl_7	0	0	0	0	0	0	0	0	0	0			AIF2TX5_	SLOT [5:0]			0004h
R1350 MF2_Frame_Cht_9	R1358	AIF2_Frame_Ctrl_8	0	0	0	0	0	0	0	0	0	0			AIF2TX6_	SLOT [5:0]			0005h
R1360 AIF2_Frame_Cirt_1	R1359	AIF2_Frame_Ctrl_9	0	0	0	0	0	0	0	0	0	0			AIF2TX7_	SLOT [5:0]			0006h
	R1360	AIF2_Frame_Ctrl_10	0	0	0	0	0	0	0	0	0	0			AIF2TX8_	SLOT [5:0]			0007h
(552h)		AIF2_Frame_Ctrl_11	0	0	0	0	0	0	0	0	0	0			AIF2RX1_	SLOT [5:0]			0000h
		AIF2_Frame_Ctrl_12	0	0	0	0	0	0	0	0	0	0			AIF2RX2_	SLOT [5:0]			0001h
	R1363	AIF2_Frame_Ctrl_13	0	0	0	0	0	0	0	0	0	0			AIF2RX3_	SLOT [5:0]			0002h
R1366 MF2_Frame_Ctrl_15	R1364	AIF2_Frame_Ctrl_14	0	0	0	0	0	0	0	0	0	0			AIF2RX4_	SLOT [5:0]			0003h
(556h)		AIF2_Frame_Ctrl_15	0	0	0	0	0	0	0	0	0	0			AIF2RX5_	SLOT [5:0]			0004h
(558h) AF2_Frame_Ctrl_18		AIF2_Frame_Ctrl_16	0	0	0	0	0	0	0	0	0	0			AIF2RX6_	SLOT [5:0]			0005h
(558h)		AIF2_Frame_Ctrl_17	0	0	0	0	0	0	0	0	0	0			AIF2RX7_	SLOT [5:0]			0006h
GS59h R1370 AIF2_RX_Enables 0		AIF2_Frame_Ctrl_18	0	0	0	0	0	0	0	0	0	0			AIF2RX8_	SLOT [5:0]			0007h
SSAh R1408 AlF3_BCLK_Ctrl 0 0 0 0 0 0 0 0 0		AIF2_Tx_Enables	0	0	0	0	0	0	0	0									0000h
C80h R1409		AIF2_Rx_Enables	0	0	0	0	0	0	0	0									0000h
R1409 AIF3_TX_Pin_Ctrl 0 0 0 0 0 0 0 0 0	R1408 (580h)	AIF3_BCLK_Ctrl	0	0	0	0	0	0	0	0	AIF3_ BCLK_ĪNV	AIF3_ BCLK_	BCLK		AIF3_	BCLK_FRE	EQ [4:0]		000Ch
R1410		AIF3_Tx_Pin_Ctrl	0	0	0	0	0	0	0	0	0		AIF3TX	0	0	0	0	0	0000h
R1411	R1410	AIF3_Rx_Pin_Ctrl	0	0	0	0	0	0	0	0	0	0	0	AIF3 LRCLK_	0	LRCLK	LRCLK	AIF3_ LRCLK_ MSTP	0000h
R1412		AIF3_Rate_Ctrl	0		AIF3_R/	ATE [3:0]		0	0	0	0	AIF3_TRI	0		0				0000h
R1414	R1412	AIF3_Format	0	0	0	0	0	0	0	0	0	0	0	0	0	A	IF3_FMT [2	:0]	0000h
R1415 (587h) AIF3_Frame_Ctrl_1 0 0 AIF3TX_WL [5:0] AIF3TX_SLOT_LEN [7:0] 1818h R1416 (588h) AIF3_Frame_Ctrl_2 0	R1414	AIF3_Rx_BCLK_Rate	0	0	0			<u> </u>	<u> </u>	<u> </u>	Alf	I -3_BCPF [1	2:0]	<u> </u>					0040h
R1416	R1415	AIF3_Frame_Ctrl_1	0	0			AIF3TX_	WL [5:0]					A	AIF3TX_SL	OT_LEN [7:	0]			1818h
R1417 (589h) AIF3_Frame_Ctrl_3 0	R1416	AIF3_Frame_Ctrl_2	0	0			AIF3RX	_WL [5:0]					A	NF3RX_SL	OT_LEN [7:	0]			1818h
R1418 AIF3_Frame_Ctrl_4	R1417	AIF3_Frame_Ctrl_3	0	0	0	0	0	0	0	0	0	0			AIF3TX1_	SLOT [5:0]			0000h
R1425 (591h) R1426 (592h) R1426 (592h) R1433 AIF3_Tx_Enables O 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R1418	AIF3_Frame_Ctrl_4	0	0	0	0	0	0	0	0	0	0			AIF3TX2_	SLOT [5:0]			0001h
R1426 AIF3_Frame_Ctrl_12	R1425	AIF3_Frame_Ctrl_11	0	0	0	0	0	0	0	0	0	0			AIF3RX1_	SLOT [5:0]			0000h
R1433 AIF3_Tx_Enables 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 AIF3TX2_AIF3TX1_ 0000h	R1426	AIF3_Frame_Ctrl_12	0	0	0	0	0	0	0	0	0	0			AIF3RX2_	SLOT [5:0]	1		0001h
	R1433	AIF3_Tx_Enables	0	0	0	0	0	0	0	0	0	0	0	0	0	0			0000h



Register	Name	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R1434 (59Ah)	AIF3_Rx_Enables	0	0	0	0	0	0	0	0	0	0	0	0	0	0	AIF3RX2_ ENA	AIF3RX1_ ENA	0000h
R1440 (5A0h)	AIF4_BCLK_Ctrl	0	0	0	0	0	0	0	0	AIF4_ BCLK_INV	AIF4_ BCLK_ FRC	AIF4_ BCLK_ MSTR		AIF4_	BCLK_FRE	EQ [4:0]		000Ch
R1441 (5A1h)	AIF4_Tx_Pin_Ctrl	0	0	0	0	0	0	0	0	0	0	AIF4TX_ DAT_TRI	0	0	0	0	0	0000h
R1442 (5A2h)	AIF4_Rx_Pin_Ctrl	0	0	0	0	0	0	0	0	0	0	0	AIF4_ LRCLK_ ADV	0	AIF4_ LRCLK_ INV	AIF4_ LRCLK_ FRC	AIF4_ LRCLK_ MSTR	0000h
R1443 (5A3h)	AIF4_Rate_Ctrl	0		AIF4_R/	ATE [3:0]	ı	0	0	0	0	AIF4_TRI	0	0	0	0	0	0	0000h
R1444 (5A4h)	AIF4_Format	0	0	0	0	0	0	0	0	0	0	0	0	0	А	IF4_FMT [2	:0]	0000h
R1446 (5A6h)	AIF4_Rx_BCLK_Rate	0	0	0			ı	1	ı	AIF	4_BCPF [1:	2:0]		I	1			0040h
R1447 (5A7h)	AIF4_Frame_Ctrl_1	0	0			AIF4TX	_WL [5:0]					Α	JF4TX_SLC	OT_LEN [7:	0]			1818h
R1448 (5A8h)	AIF4_Frame_Ctrl_2	0	0			AIF4RX	_WL [5:0]					А	IF4RX_SL0	OT_LEN [7:	0]			1818h
R1449 (5A9h)	AIF4_Frame_Ctrl_3	0	0	0	0	0	0	0	0	0	0			AIF4TX1_	SLOT [5:0]			0000h
R1450 (5AAh)	AIF4_Frame_Ctrl_4	0	0	0	0	0	0	0	0	0	0			AIF4TX2_	SLOT [5:0]			0001h
R1457 (5B1h)	AIF4_Frame_Ctrl_11	0	0	0	0	0	0	0	0	0	0			AIF4RX1_	SLOT [5:0]			0000h
R1458 (5B2h)	AIF4_Frame_Ctrl_12	0	0	0	0	0	0	0	0	0	0			AIF4RX2_	SLOT [5:0]			0001h
R1465 (5B9h)	AIF4_Tx_Enables	0	0	0	0	0	0	0	0	0	0	0	0	0	0	AIF4TX2_ ENA	AIF4TX1_ ENA	0000h
R1466 (5BAh)	AIF4_Rx_Enables	0	0	0	0	0	0	0	0	0	0	0	0	0	0	AIF4RX2_ ENA	AIF4RX1_ ENA	0000h
R1474 (5C2h)	SPD1_TX_Control	0	0	SPD1_ VAL2	SPD1_ VAL1	0	0	0	0		SPD1_R	ATE [3:0]		0	0	0	SPD1_ ENA	0000h
R1475 (5C3h)	SPD1_TX_Channel_ Status 1		ı	1	SPD1_CAT	CODE [7:0]	1	1	SPD1_CF		SPD1	_PREEMPI	H [2:0]	SPD1_ NOCOPY	SPD1_ NOAUDĪO	SPD1_ PRO	0000h
R1476 (5C4h)	SPD1_TX_Channel_ Status 2		SPD1_F	REQ [3:0]			SPD1_CH	NUM2 [3:0]			SPD1_CHI	NUM1 [3:0]			SPD1_SR	CNUM [3:0]	ı	0001h
R1477 (5C5h)	SPD1_TX_Channel_ Status 3	0	0	0	0		SPD1_OR	GSAMP [3:0]	SPI	D1_TXWL [2:0]	SPD1_ MAXWL	SPD1_CS	31_30 [1:0]	SPD1_CLI	KACU [1:0]	0000h
R1490 (5D2h)	SLIMbus_RX_Ports0	0	0		SL	IMRX2_PO	RT_ADDR	[5:0]		0	0		SLI	MRX1_PO	RT_ADDR	[5:0]		0100h
R1491 (5D3h)	SLIMbus_RX_Ports1	0	0		SL	IMRX4_PO	RT_ADDR	[5:0]		0	0		SLI	MRX3_PO	RT_ADDR	[5:0]		0302h
R1492 (5D4h)	SLIMbus_RX_Ports2	0	0		SL	IMRX6_PO	RT_ADDR	[5:0]		0	0		SLI	MRX5_PO	RT_ADDR	[5:0]		0504h
R1493 (5D5h)	SLIMbus_RX_Ports3	0	0		SL	IMRX8_PO	RT_ADDR	[5:0]		0	0		SLI	MRX7_PO	RT_ADDR	[5:0]		0706h
R1494 (5D6h)	SLIMbus_TX_Ports0	0	0		SL	IMTX2_PO	RT_ADDR	[5:0]		0	0		SL	IMTX1_PO	RT_ADDR	[5:0]		0908h
R1495 (5D7h)	SLIMbus_TX_Ports1	0	0		SL	IMTX4_PO	RT_ADDR	[5:0]		0	0		SL	IMTX3_PO	RT_ADDR	[5:0]		0B0Ah
R1496 (5D8h)	SLIMbus_TX_Ports2	0	0		SL	IMTX6_PO	RT_ADDR	[5:0]		0	0		SL	IMTX5_PO	RT_ADDR	[5:0]		0D0Ch
R1497 (5D9h)	SLIMbus_TX_Ports3	0	0		SL	IMTX8_PO	RT_ADDR	[5:0]		0	0		SL	IMTX7_PO	RT_ADDR	[5:0]		0F0Eh
R1507 (5E3h)	SLIMbus_Framer_Ref_ Gear	0	0	0	0	0	0	0	0	0	0	0	SLIMCLK_ SRC	SI	_IMCLK_RE	EF_GEAR [3	3:0]	0000h
R1509 (5E5h)	SLIMbus_Rates_1	0		SLIMRX2_	RATE [3:0]		0	0	0	0		SLIMRX1_	RATE [3:0]		0	0	0	0000h
R1510 (5E6h)	SLIMbus_Rates_2	0		SLIMRX4_	RATE [3:0]		0	0	0	0		SLIMRX3_	RATE [3:0]		0	0	0	0000h
R1511 (5E7h)	SLIMbus_Rates_3	0		SLIMRX6_	RATE [3:0]		0	0	0	0		SLIMRX5_	RATE [3:0]		0	0	0	0000h
R1512 (5E8h)	SLIMbus_Rates_4	0		SLIMRX8_	RATE [3:0]		0	0	0	0		SLIMRX7_	RATE [3:0]		0	0	0	0000h
R1513 (5E9h)	SLIMbus_Rates_5	0		SLIMTX2_	RATE [3:0]		0	0	0	0		SLIMTX1_	RATE [3:0]		0	0	0	0000h
R1514 (5EAh)	SLIMbus_Rates_6	0		SLIMTX4_	RATE [3:0]		0	0	0	0		SLIMTX3_	RATE [3:0]		0	0	0	0000h
R1515 (5EBh)	SLIMbus_Rates_7	0		SLIMTX6_	RATE [3:0]		0	0	0	0		SLIMTX5_	RATE [3:0]		0	0	0	0000h
R1516 (5ECh)	SLIMbus_Rates_8	0		SLIMTX8_	RATE [3:0]		0	0	0	0		SLIMTX7_	RATE [3:0]		0	0	0	0000h
R1520 (5F0h)	Slimbus_Pad_Ctrl	0	0	0	0	0	0	0	0	0	0	0	0	SLIMDAT3	_DRV_	DRV	SLIMCLK_ DRV_STR	000Fh
R1525 (5F5h)	SLIMbus_RX_Channel_ Enable	0	0	0	0	0	0	0	0	SLIMRX8_ ENA	SLIMRX7_ ENA	SLIMRX6_ ENA	SLIMRX5_ ENA	SLIMRX4_ ENA	STR SLIMRX3 ENA	STR SLIMRX2 ENA	SLIMRX1_ ENA	0000h
(=: 0)		l	1	<u> </u>		1	1	<u> </u>	1	1				l	<u> </u>	1	1	



STATE STAT	Register	Name	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
1967-77 Setular 1967-77			0	0	0	0	0	0	0	0									0000h
STATE Stat			0	0	0	0	0	0	0	0	PORT -	PORT -	PORT -	PORT -	PORT	PORT	PORT	PORT -	0000h
Control Cont			0	0	0	0	0	0	0	0	PORT -	PORT_	PORT -	PORT -	PORT -	PORT	PORT_	PORT -	0000h
FRICKED SAME		Mixer_Bypass	0	0	0	0	0	0	0	0	0	0	0	0	0	0		MIXER_ DSP_BYP	0001h
PMMMMX_Input_1	R1600			0	0	0	0	0	0	0				PWM1MIX	_SRC1 [7:0]	ı		0000h
SHORT PARTIMENT Imput_2	R1601	PWM1MIX_Input_1_	0	0	0	0	0	0	0	0			PWM	11MIX_VOL	1 [6:0]			0	0080h
GASS Column Co	R1602	PWM1MIX_Input_2_ Source		0	0	0	0	0	0	0				PWM1MIX	_SRC2 [7:0]			0000h
Source STRIST STRING S			0	0	0	0	0	0	0	0			PWM	11MIX_VOL	2 [6:0]			0	0080h
MMATMIX mput 2				0	0	0	0	0	0	0				PWM1MIX	_SRC3 [7:0]		· ·	0000h
RTEGIS WMMTMIX Input 4 WMMINX PM 2 0 0 0 0 0 0 0 0 0			0	0	0	0	0	0	0	0			PWM	I1MIX_VOL	3 [6:0]			0	0080h
R1690 WMAMIX Input 4	R1606	PWM1MIX_Input_4_		0	0	0	0	0	0	0				PWM1MIX	_SRC4 [7:0]			0000h
	R1607		0	0	0	0	0	0	0	0			PWM	11MIX_VOL	4 [6:0]			0	0080h
R1606 PMMZMIX_Input_1	R1608	PWM2MIX_Input_1_		0	0	0	0	0	0	0				PWM2MIX	_SRC1 [7:0]			0000h
G64Hp Source	R1609	PWM2MIX_Input_1_	0	0	0	0	0	0	0	0			PWM	2MIX_VOL	1 [6:0]			0	0080h
(946) Nolume				0	0	0	0	0	0	0				PWM2MIX	_SRC2 [7:0]			0000h
G64Ch Source			0	0	0	0	0	0	0	0			PWM	2MIX_VOL	2 [6:0]			0	0080h
(G4CH) Volume				0	0	0	0	0	0	0				PWM2MIX	_SRC3 [7:0]			0000h
(84Eh Source			0	0	0	0	0	0	0	0				0	0080h				
(64F) Volume				0	0	0	0	0	0	0				· I	0000h				
R1665 OUT1LMIX_Input_1			0	0	0	0	0	0	0	0				0	0080h				
(681h) Volume				0	0	0	0	0	0	0				OUT1LMIX	_SRC1 [7:0]			0000h
(682h) Source			0	0	0	0	0	0	0	0			OUT1	ILMIX_VOL	.1 [6:0]			0	0080h
R1670 OUT1LMIX_Input_4 OUT1LMIX_Input_4 OUT1RMIX_Input_4 OUT1RMIX_Input_5 OUT1RMIX_Input_5 OUT1RMIX_Input_5 OUT1RMIX_Input_6 OUT1RMIX_Input_7 OUT1RMIX_Input_7 OUT1RMIX_Input_7 OUT1RMIX_Input_7 OUT1RMIX_Input_8 OUT1RMIX_Input_9 OUT				0	0	0	0	0	0	0				OUT1LMIX	_SRC2 [7:0]			0000h
R1669 OUT1LMIX_Input_3			0	0	0	0	0	0	0	0			OUT1	ILMIX_VOL	.2 [6:0]			0	0080h
R1670 OUT1LMIX_Input_4				0	0	0	0	0	0	0				OUT1LMIX	_SRC3 [7:0]		· I	0000h
R1670			0	0	0	0	0	0	0	0			OUT1	ILMIX_VOL	.3 [6:0]			0	0080h
R1671 OUT1LMIX_Input_4_ O			OUT1LMIX _STS4	0	0	0	0	0	0	0				OUT1LMIX	_SRC4 [7:0]		1	0000h
Source	R1671		0	0	0	0	0	0	0	0			OUT1	ILMIX_VOL	4 [6:0]			0	0080h
R1673 (689h) OUT1RMIX_Input_1_ O O O O O O O O O	R1672		OUT1RMI X_STS1	0	0	0	0	0	0	0				OUT1RMIX	(_SRC1 [7:0)]			0000h
R1674 G8Ah OUT1RMIX_Input_2 OUT1RMI	R1673	OUT1RMIX_Input_1_	0	0	0	0	0	0	0	0			OUT1	RMIX_VOL	_1 [6:0]			0	0080h
R1675	R1674	OUT1RMIX_Input_2_	OUT1RMI X_STS2	0	0	0	0	0	0	0				1	0000h				
R1676 OUT1RMIX_Input_3 OUT1RMI			0	0	0	0	0	0	0	0			OUT1	RMIX_VOL	.2 [6:0]			0	0080h
R1677	R1676	OUT1RMIX_Input_3_		0	0	0	0	0	0	0			-	OUT1RMIX	_SRC3 [7:0)]		1	0000h
R1678 OUT1RMIX_Input_4 OUT1RMI X_STS4 O O O O O O O O O	R1677	OUT1RMIX_Input_3_	0	0	0	0	0	0	0	0			OUT1	RMIX_VOL	.3 [6:0]			0	0080h
R1679 OUT1RMIX_Input_4	R1678	OUT1RMIX_Input_4_	OUT1RMI X_STS4	0	0	0	0	0	0	0			-	OUT1RMIX	(_SRC4 [7:0)]		1	0000h
R1680 OUT2LMIX_Input_1_ (690h) OUT2LMIX_Input_1_ OUT2LMIX O O O O O O O O O O O O OUT2LMIX_SRC1 [7:0] 0000h R1681 OUT2LMIX_Input_1_ O O O O O O O O O O O OUT2LMIX_VOL1 [6:0] 0 0080h	R1679	OUT1RMIX_Input_4_	0	0	0	0	0	0	0	0			OUT1	RMIX_VOL	_4 [6:0]			0	0080h
R1681 OUT2LMIX_Input_1_ 0 0 0 0 0 0 0 0 O OUT2LMIX_VOL1 [6:0] 0 0080h	R1680	OUT2LMIX_Input_1_		0	0	0	0	0	0	0				OUT2LMIX	_SRC1 [7:0]		I .	0000h
	R1681	OUT2LMIX_Input_1_		0	0	0	0	0	0	0			OUT2	ZLMIX_VOL	1 [6:0]			0	0080h



Register	Name	15	14	13	12	11	10	9	8	7 6 5 4 3 2 1 0	Default
R1682 (692h)	OUT2LMIX_Input_2_ Source	OUT2LMIX _STS2	0	0	0	0	0	0	0	OUT2LMIX_SRC2 [7:0]	0000h
R1683	OUT2LMIX_Input_2_ Volume	0	0	0	0	0	0	0	0	OUT2LMIX_VOL2 [6:0] 0	0080h
R1684 (694h)	OUT2LMIX_Input_3_ Source	OUT2LMIX _STS3	0	0	0	0	0	0	0	OUT2LMIX_SRC3 [7:0]	0000h
R1685 (695h)	OUT2LMIX_Input_3_ Volume	0	0	0	0	0	0	0	0	OUT2LMIX_VOL3 [6:0] 0	0080h
R1686 (696h)	OUT2LMIX_Input_4_ Source	OUT2LMIX _STS4	0	0	0	0	0	0	0	OUT2LMIX_SRC4 [7:0]	0000h
R1687 (697h)	OUT2LMIX_Input_4_ Volume	0	0	0	0	0	0	0	0	OUT2LMIX_VOL4 [6:0] 0	0080h
R1688	OUT2RMIX_Input_1_ Source	OUT2RMI X_STS1	0	0	0	0	0	0	0	OUT2RMIX_SRC1 [7:0]	0000h
R1689 (699h)	OUT2RMIX_Input_1_ Volume	0	0	0	0	0	0	0	0	OUT2RMIX_VOL1 [6:0] 0	0080h
R1690 (69Ah)	OUT2RMIX_Input_2_ Source	OUT2RMI X_STS2	0	0	0	0	0	0	0	OUT2RMIX_SRC2 [7:0]	0000h
R1691 (69Bh)	OUT2RMIX_Input_2_ Volume	0	0	0	0	0	0	0	0	OUT2RMIX_VOL2 [6:0] 0	0080h
R1692 (69Ch)	OUT2RMIX_Input_3_ Source	OUT2RMI X_STS3	0	0	0	0	0	0	0	OUT2RMIX_SRC3 [7:0]	0000h
R1693 (69Dh)	OUT2RMIX_Input_3_ Volume	0	0	0	0	0	0	0	0	OUT2RMIX_VOL3 [6:0] 0	0080h
R1694	OUT2RMIX_Input_4_ Source	OUT2RMI X_STS4	0	0	0	0	0	0	0	OUT2RMIX_SRC4 [7:0]	0000h
R1695 (69Fh)	OUT2RMIX_Input_4_ Volume	0	0	0	0	0	0	0	0	OUT2RMIX_VOL4 [6:0] 0	0080h
R1696 (6A0h)	OUT3LMIX_Input_1_ Source	OUT3LMIX _STS1	0	0	0	0	0	0	0	OUT3LMIX_SRC1 [7:0]	0000h
R1697 (6A1h)	OUT3LMIX_Input_1_ Volume	0	0	0	0	0	0	0	0	OUT3LMIX_VOL1 [6:0] 0	0080h
R1698 (6A2h)	OUT3LMIX_Input_2_ Source	OUT3LMIX _STS2	0	0	0	0	0	0	0	OUT3LMIX_SRC2 [7:0]	0000h
R1699 (6A3h)	OUT3LMIX_Input_2_ Volume	0	0	0	0	0	0	0	0	OUT3LMIX_VOL2 [6:0] 0	0080h
R1700 (6A4h)	OUT3LMIX_Input_3_ Source	OUT3LMIX _STS3	0	0	0	0	0	0	0	OUT3LMIX_SRC3 [7:0]	0000h
R1701 (6A5h)	OUT3LMIX_Input_3_ Volume	0	0	0	0	0	0	0	0	OUT3LMIX_VOL3 [6:0] 0	0080h
R1702 (6A6h)	OUT3LMIX_Input_4_ Source	OUT3LMIX _STS4	0	0	0	0	0	0	0	OUT3LMIX_SRC4 [7:0]	0000h
R1703 (6A7h)	OUT3LMIX_Input_4_ Volume	0	0	0	0	0	0	0	0	OUT3LMIX_VOL4 [6:0] 0	0080h
R1704 (6A8h)	OUT3RMIX_Input_1_ Source	OUT3RMI X_STS1	0	0	0	0	0	0	0	OUT3RMIX_SRC1 [7:0]	0000h
	OUT3RMIX_Input_1_ Volume	0	0	0	0	0	0	0	0	OUT3RMIX_VOL1 [6:0] 0	0080h
R1706 (6AAh)	OUT3RMIX_Input_2_ Source	OUT3RMI X_STS2	0	0	0	0	0	0	0	OUT3RMIX_SRC2 [7:0]	0000h
	OUT3RMIX_Input_2_ Volume	0	0	0	0	0	0	0	0	OUT3RMIX_VOL2 [6:0] 0	0080h
R1708	OUT3RMIX_Input_3_ Source	OUT3RMI X_STS3	0	0	0	0	0	0	0	OUT3RMIX_SRC3 [7:0]	0000h
R1709 (6ADh)	OUT3RMIX_Input_3_ Volume	0	0	0	0	0	0	0	0	OUT3RMIX_VOL3 [6:0] 0	0080h
R1710 (6AEh)	OUT3RMIX_Input_4_ Source	OUT3RMI X_STS4	0	0	0	0	0	0	0	OUT3RMIX_SRC4 [7:0]	0000h
	OUT3RMIX_Input_4_ Volume	0	0	0	0	0	0	0	0	OUT3RMIX_VOL4 [6:0] 0	0080h
R1728	OUT5LMIX_Input_1_ Source	OUT5LMIX _STS1	0	0	0	0	0	0	0	OUT5LMIX_SRC1 [7:0]	0000h
R1729	OUT5LMIX_Input_1_ Volume	0	0	0	0	0	0	0	0	OUT5LMIX_VOL1 [6:0] 0	0080h
R1730	OUT5LMIX_Input_2_ Source	OUT5LMIX _STS2	0	0	0	0	0	0	0	OUT5LMIX_SRC2 [7:0]	0000h
R1731 (6C3h)	OUT5LMIX_Input_2_ Volume	0	0	0	0	0	0	0	0	OUT5LMIX_VOL2 [6:0] 0	0080h
R1732 (6C4h)	OUT5LMIX_Input_3_ Source	OUT5LMIX _STS3	0	0	0	0	0	0	0	OUT5LMIX_SRC3 [7:0]	0000h
R1733 (6C5h)	OUT5LMIX_Input_3_ Volume	0	0	0	0	0	0	0	0	OUT5LMIX_VOL3 [6:0] 0	0080h
, ,	OUT5LMIX_Input_4_ Source	OUT5LMIX _STS4	0	0	0	0	0	0	0	OUT5LMIX_SRC4 [7:0]	0000h
R1735 (6C7h)	OUT5LMIX_Input_4_ Volume	0	0	0	0	0	0	0	0	OUT5LMIX_VOL4 [6:0] 0	0080h



Register	Name	15	14	13	12	11	10	9	8	7 6 5 4 3 2 1 0	Default
R1736 (6C8h)	OUT5RMIX_Input_1_ Source	OUT5RMI X_STS1	0	0	0	0	0	0	0	OUT5RMIX_SRC1 [7:0]	0000h
R1737 (6C9h)	OUT5RMIX_Input_1_ Volume	0	0	0	0	0	0	0	0	OUT5RMIX_VOL1 [6:0] 0	0080h
R1738 (6CAh)	OUT5RMIX_Input_2_ Source	OUT5RMI X_STS2	0	0	0	0	0	0	0	OUT5RMIX_SRC2 [7:0]	0000h
R1739 (6CBh)	OUT5RMIX_Input_2_ Volume	0	0	0	0	0	0	0	0	OUT5RMIX_VOL2 [6:0] 0	0080h
R1740 (6CCh)	OUT5RMIX_Input_3_ Source	OUT5RMI X_STS3	0	0	0	0	0	0	0	OUT5RMIX_SRC3 [7:0]	0000h
R1741 (6CDh)	OUT5RMIX_Input_3_ Volume	0	0	0	0	0	0	0	0	OUT5RMIX_VOL3 [6:0] 0	0080h
R1742 (6CEh)	OUT5RMIX_Input_4_ Source	OUT5RMI X_STS4	0	0	0	0	0	0	0	OUT5RMIX_SRC4 [7:0]	0000h
R1743 (6CFh)	OUT5RMIX_Input_4_ Volume	0	0	0	0	0	0	0	0	OUT5RMIX_VOL4 [6:0] 0	0080h
R1792	AIF1TX1MIX_Input_1_ Source	AIF1TX1MI X_STS1	0	0	0	0	0	0	0	AIF1TX1MIX_SRC1 [7:0]	0000h
R1793 (701h)	AIF1TX1MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	AIF1TX1MIX_VOL1 [6:0] 0	0080h
R1794 (702h)	AIF1TX1MIX_Input_2_ Source	AIF1TX1MI X_STS2	0	0	0	0	0	0	0	AIF1TX1MIX_SRC2 [7:0]	0000h
	AIF1TX1MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	AIF1TX1MIX_VOL2 [6:0] 0	0080h
R1796 (704h)	AIF1TX1MIX_Input_3_ Source	AIF1TX1MI X_STS3	0	0	0	0	0	0	0	AIF1TX1MIX_SRC3 [7:0]	0000h
R1797 (705h)	AIF1TX1MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	AIF1TX1MIX_VOL3 [6:0] 0	0080h
R1798 (706h)	AIF1TX1MIX_Input_4_ Source	AIF1TX1MI X STS4	0	0	0	0	0	0	0	AIF1TX1MIX_SRC4 [7:0]	0000h
R1799 (707h)	AIF1TX1MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	AIF1TX1MIX_VOL4 [6:0] 0	0080h
R1800 (708h)	AIF1TX2MIX_Input_1_ Source	AIF1TX2MI X_STS1	0	0	0	0	0	0	0	AIF1TX2MIX_SRC1 [7:0]	0000h
R1801 (709h)	AIF1TX2MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	AIF1TX2MIX_VOL1 [6:0] 0	0080h
R1802 (70Ah)	AIF1TX2MIX_Input_2_ Source	AIF1TX2MI X_STS2	0	0	0	0	0	0	0	AIF1TX2MIX_SRC2 [7:0]	0000h
R1803 (70Bh)	AIF1TX2MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	AIF1TX2MIX_VOL2 [6:0] 0	0080h
R1804 (70Ch)	AIF1TX2MIX_Input_3_ Source	AIF1TX2MI X STS3	0	0	0	0	0	0	0	AIF1TX2MIX_SRC3 [7:0]	0000h
R1805 (70Dh)	AIF1TX2MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	AIF1TX2MIX_VOL3 [6:0] 0	0080h
R1806 (70Eh)	AIF1TX2MIX_Input_4_ Source	AIF1TX2MI X_STS4	0	0	0	0	0	0	0	AIF1TX2MIX_SRC4 [7:0]	0000h
R1807 (70Fh)	AIF1TX2MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	AIF1TX2MIX_VOL4 [6:0] 0	0080h
R1808 (710h)	AIF1TX3MIX_Input_1_ Source	AIF1TX3MI X STS1	0	0	0	0	0	0	0	AIF1TX3MIX_SRC1 [7:0]	0000h
R1809	AIF1TX3MIX_Input_1_	0	0	0	0	0	0	0	0	AIF1TX3MIX_VOL1 [6:0] 0	0080h
(/11h) R1810 (712h)	Volume AIF1TX3MIX_Input_2_ Source	AIF1TX3MI X_STS2	0	0	0	0	0	0	0	AIF1TX3MIX_SRC2 [7:0]	0000h
	AIF1TX3MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	AIF1TX3MIX_VOL2 [6:0] 0	0080h
R1812 (714h)	AIF1TX3MIX_Input_3_ Source	AIF1TX3MI X_STS3	0	0	0	0	0	0	0	AIF1TX3MIX_SRC3 [7:0]	0000h
	AIF1TX3MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	AIF1TX3MIX_VOL3 [6:0] 0	0080h
R1814 (716h)	AIF1TX3MIX_Input_4_ Source	AIF1TX3MI X_STS4	0	0	0	0	0	0	0	AIF1TX3MIX_SRC4 [7:0]	0000h
R1815 (717h)	AIF1TX3MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	AIF1TX3MIX_VOL4 [6:0] 0	0080h
R1816 (718h)	AIF1TX4MIX_Input_1_	AIF1TX4MI X_STS1	0	0	0	0	0	0	0	AIF1TX4MIX_SRC1 [7:0]	0000h
. ,	Source AIF1TX4MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	AIF1TX4MIX_VOL1 [6:0] 0	0080h
R1818	AIF1TX4MIX_Input_2_	AIF1TX4MI X_STS2	0	0	0	0	0	0	0	AIF1TX4MIX_SRC2 [7:0]	0000h
R1819	Source AIF1TX4MIX_Input_2_	0	0	0	0	0	0	0	0	AIF1TX4MIX_VOL2 [6:0] 0	0080h
(71Bh) R1820	Volume AIF1TX4MIX_Input_3_	AIF1TX4MI X_STS3	0	0	0	0	0	0	0	AIF1TX4MIX_SRC3 [7:0]	0000h
	Source AIF1TX4MIX_Input_3_	0	0	0	0	0	0	0	0	AIF1TX4MIX_VOL3 [6:0] 0	0080h
(71Dh)	Volume										



Register	Name	15	14	13	12	11	10	9	8	7 6 5 4 3 2 1 0	Default
R1822 (71Eh)	AIF1TX4MIX_Input_4_ Source	AIF1TX4MI X_STS4	0	0	0	0	0	0	0	AIF1TX4MIX_SRC4 [7:0]	0000h
R1823 (71Fh)	AIF1TX4MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	AIF1TX4MIX_VOL4 [6:0] 0	0080h
R1824 (720h)	AIF1TX5MIX_Input_1_ Source	AIF1TX5MI X_STS1	0	0	0	0	0	0	0	AIF1TX5MIX_SRC1 [7:0]	0000h
R1825 (721h)	AIF1TX5MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	AIF1TX5MIX_VOL1 [6:0] 0	0080h
R1826 (722h)	AIF1TX5MIX_Input_2_ Source	AIF1TX5MI X_STS2	0	0	0	0	0	0	0	AIF1TX5MIX_SRC2 [7:0]	0000h
R1827 (723h)	AIF1TX5MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	AIF1TX5MIX_VOL2 [6:0] 0	0080h
R1828 (724h)	AIF1TX5MIX_Input_3_ Source	AIF1TX5MI X_STS3	0	0	0	0	0	0	0	AIF1TX5MIX_SRC3 [7:0]	0000h
R1829 (725h)	AIF1TX5MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	AIF1TX5MIX_VOL3 [6:0] 0	0080h
R1830 (726h)	AIF1TX5MIX_Input_4_ Source	AIF1TX5MI X_STS4	0	0	0	0	0	0	0	AIF1TX5MIX_SRC4 [7:0]	0000h
R1831 (727h)	AIF1TX5MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	AIF1TX5MIX_VOL4 [6:0] 0	0080h
R1832 (728h)	AIF1TX6MIX_Input_1_ Source	AIF1TX6MI X_STS1	0	0	0	0	0	0	0	AIF1TX6MIX_SRC1 [7:0]	0000h
R1833 (729h)	AIF1TX6MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	AIF1TX6MIX_VOL1 [6:0] 0	0080h
R1834 (72Ah)	AIF1TX6MIX_Input_2_ Source	AIF1TX6MI X STS2	0	0	0	0	0	0	0	AIF1TX6MIX_SRC2 [7:0]	0000h
R1835 (72Bh)	AIF1TX6MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	AIF1TX6MIX_VOL2 [6:0] 0	0080h
R1836 (72Ch)	AIF1TX6MIX_Input_3_ Source	AIF1TX6MI X STS3	0	0	0	0	0	0	0	AIF1TX6MIX_SRC3 [7:0]	0000h
R1837 (72Dh)	AIF1TX6MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	AIF1TX6MIX_VOL3 [6:0] 0	0080h
R1838 (72Eh)	AIF1TX6MIX_Input_4_ Source	AIF1TX6MI X_STS4	0	0	0	0	0	0	0	AIF1TX6MIX_SRC4 [7:0]	0000h
R1839 (72Fh)	AIF1TX6MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	AIF1TX6MIX_VOL4 [6:0] 0	0080h
R1840 (730h)	AIF1TX7MIX_Input_1_ Source	AIF1TX7MI X_STS1	0	0	0	0	0	0	0	AIF1TX7MIX_SRC1 [7:0]	0000h
R1841 (731h)	AIF1TX7MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	AIF1TX7MIX_VOL1 [6:0] 0	0080h
R1842 (732h)	AIF1TX7MIX_Input_2_ Source	AIF1TX7MI X_STS2	0	0	0	0	0	0	0	AIF1TX7MIX_SRC2 [7:0]	0000h
R1843 (733h)	AIF1TX7MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	AIF1TX7MIX_VOL2 [6:0] 0	0080h
R1844 (734h)	AIF1TX7MIX_Input_3_ Source	AIF1TX7MI X_STS3	0	0	0	0	0	0	0	AIF1TX7MIX_SRC3 [7:0]	0000h
R1845 (735h)	AIF1TX7MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	AIF1TX7MIX_VOL3 [6:0] 0	0080h
R1846 (736h)	AIF1TX7MIX_Input_4_ Source	AIF1TX7MI X_STS4	0	0	0	0	0	0	0	AIF1TX7MIX_SRC4 [7:0]	0000h
R1847 (737h)	AIF1TX7MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	AIF1TX7MIX_VOL4 [6:0] 0	0080h
R1848 (738h)	AIF1TX8MIX_Input_1_ Source	AIF1TX8MI X_STS1	0	0	0	0	0	0	0	AIF1TX8MIX_SRC1 [7:0]	0000h
R1849 (739h)	AIF1TX8MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	AIF1TX8MIX_VOL1 [6:0] 0	0080h
R1850 (73Ah)	AIF1TX8MIX_Input_2_ Source	AIF1TX8MI X_STS2	0	0	0	0	0	0	0	AIF1TX8MIX_SRC2 [7:0]	0000h
R1851 (73Bh)	AIF1TX8MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	AIF1TX8MIX_VOL2 [6:0] 0	0080h
R1852 (73Ch)	AIF1TX8MIX_Input_3_ Source	AIF1TX8MI X_STS3	0	0	0	0	0	0	0	AIF1TX8MIX_SRC3 [7:0]	0000h
R1853 (73Dh)	AIF1TX8MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	AIF1TX8MIX_VOL3 [6:0] 0	0080h
R1854 (73Eh)	AIF1TX8MIX_Input_4_ Source	AIF1TX8MI X_STS4	0	0	0	0	0	0	0	AIF1TX8MIX_SRC4 [7:0]	0000h
R1855 (73Fh)	AIF1TX8MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	AIF1TX8MIX_VOL4 [6:0] 0	0080h
R1856 (740h)	AIF2TX1MIX_Input_1_ Source	AIF2TX1MI X_STS1	0	0	0	0	0	0	0	AIF2TX1MIX_SRC1 [7:0]	0000h
R1857 (741h)	AIF2TX1MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	AIF2TX1MIX_VOL1 [6:0] 0	0080h
R1858 (742h)	AIF2TX1MIX_Input_2_ Source	AIF2TX1MI X_STS2	0	0	0	0	0	0	0	AIF2TX1MIX_SRC2 [7:0]	0000h
R1859 (743h)	AIF2TX1MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	AIF2TX1MIX_VOL2 [6:0] 0	0080h



Register	Name	15	14	13	12	11	10	9	8	7 6 5 4 3 2 1 0	Default
R1860 (744h)	AIF2TX1MIX_Input_3_ Source	AIF2TX1MI X_STS3	0	0	0	0	0	0	0	AIF2TX1MIX_SRC3 [7:0]	0000h
R1861	AIF2TX1MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	AIF2TX1MIX_VOL3 [6:0] 0	0080h
	AIF2TX1MIX_Input_4_ Source	AIF2TX1MI X_STS4	0	0	0	0	0	0	0	AIF2TX1MIX_SRC4 [7:0]	0000h
	AIF2TX1MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	AIF2TX1MIX_VOL4 [6:0] 0	0080h
R1864 (748h)	AIF2TX2MIX_Input_1_ Source	AIF2TX2MI X_STS1	0	0	0	0	0	0	0	AIF2TX2MIX_SRC1 [7:0]	0000h
R1865 (749h)	AIF2TX2MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	AIF2TX2MIX_VOL1 [6:0] 0	0080h
	AIF2TX2MIX_Input_2_ Source	AIF2TX2MI X_STS2	0	0	0	0	0	0	0	AIF2TX2MIX_SRC2 [7:0]	0000h
R1867 (74Bh)	AIF2TX2MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	AIF2TX2MIX_VOL2 [6:0] 0	0080h
	AIF2TX2MIX_Input_3_ Source	AIF2TX2MI X_STS3	0	0	0	0	0	0	0	AIF2TX2MIX_SRC3 [7:0]	0000h
R1869 (74Dh)	AIF2TX2MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	AIF2TX2MIX_VOL3 [6:0] 0	0080h
R1870 (74Eh)	AIF2TX2MIX_Input_4_ Source	AIF2TX2MI X_STS4	0	0	0	0	0	0	0	AIF2TX2MIX_SRC4 [7:0]	0000h
	AIF2TX2MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	AIF2TX2MIX_VOL4 [6:0] 0	0080h
R1872 (750h)	AIF2TX3MIX_Input_1_ Source	AIF2TX3MI X_STS1	0	0	0	0	0	0	0	AIF2TX3MIX_SRC1 [7:0]	0000h
R1873 (751h)	AIF2TX3MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	AIF2TX3MIX_VOL1 [6:0] 0	0080h
	AIF2TX3MIX_Input_2_ Source	AIF2TX3MI X_STS2	0	0	0	0	0	0	0	AIF2TX3MIX_SRC2 [7:0]	0000h
R1875 (753h)	AIF2TX3MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	AIF2TX3MIX_VOL2 [6:0] 0	0080h
R1876 (754h)	AIF2TX3MIX_Input_3_ Source	AIF2TX3MI X_STS3	0	0	0	0	0	0	0	AIF2TX3MIX_SRC3 [7:0]	0000h
	AIF2TX3MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	AIF2TX3MIX_VOL3 [6:0] 0	0080h
	AIF2TX3MIX_Input_4_ Source	AIF2TX3MI X_STS4	0	0	0	0	0	0	0	AIF2TX3MIX_SRC4 [7:0]	0000h
	AIF2TX3MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	AIF2TX3MIX_VOL4 [6:0] 0	0080h
R1880 (758h)	AIF2TX4MIX_Input_1_ Source	AIF2TX4MI X_STS1	0	0	0	0	0	0	0	AIF2TX4MIX_SRC1 [7:0]	0000h
R1881 (759h)	AIF2TX4MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	AIF2TX4MIX_VOL1 [6:0] 0	0080h
	AIF2TX4MIX_Input_2_ Source	AIF2TX4MI X_STS2	0	0	0	0	0	0	0	AIF2TX4MIX_SRC2 [7:0]	0000h
	AIF2TX4MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	AIF2TX4MIX_VOL2 [6:0] 0	0080h
R1884 (75Ch)	AIF2TX4MIX_Input_3_ Source	AIF2TX4MI X_STS3	0	0	0	0	0	0	0	AIF2TX4MIX_SRC3 [7:0]	0000h
	AIF2TX4MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	AIF2TX4MIX_VOL3 [6:0] 0	0080h
	AIF2TX4MIX_Input_4_ Source	AIF2TX4MI X_STS4	0	0	0	0	0	0	0	AIF2TX4MIX_SRC4 [7:0]	0000h
(75Fh)	AIF2TX4MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	AIF2TX4MIX_VOL4 [6:0] 0	0080h
	AIF2TX5MIX_Input_1_ Source	AIF2TX5MI X_STS1	0	0	0	0	0	0	0	AIF2TX5MIX_SRC1 [7:0]	0000h
	AIF2TX5MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	AIF2TX5MIX_VOL1 [6:0] 0	0080h
	AIF2TX5MIX_Input_2_ Source	AIF2TX5MI X_STS2	0	0	0	0	0	0	0	AIF2TX5MIX_SRC2 [7:0]	0000h
R1891 (763h)	AIF2TX5MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	AIF2TX5MIX_VOL2 [6:0] 0	0080h
(- /	AIF2TX5MIX_Input_3_ Source	AIF2TX5MI X_STS3	0	0	0	0	0	0	0	AIF2TX5MIX_SRC3 [7:0]	0000h
(765h)	AIF2TX5MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	AIF2TX5MIX_VOL3 [6:0] 0	0080h
(766h)	AIF2TX5MIX_Input_4_ Source	AIF2TX5MI X_STS4	0	0	0	0	0	0	0	AIF2TX5MIX_SRC4 [7:0]	0000h
	AIF2TX5MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	AIF2TX5MIX_VOL4 [6:0] 0	0080h
R1896 (768h)	AIF2TX6MIX_Input_1_ Source	AIF2TX6MI X_STS1	0	0	0	0	0	0	0	AIF2TX6MIX_SRC1 [7:0]	0000h
R1897 (769h)	AIF2TX6MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	AIF2TX6MIX_VOL1 [6:0] 0	0080h



Register	Name	15	14	13	12	11	10	9	8	7 6 5 4 3 2 1 0	Default
R1898 (76Ah)	AIF2TX6MIX_Input_2_ Source	AIF2TX6MI X_STS2	0	0	0	0	0	0	0	AIF2TX6MIX_SRC2 [7:0]	0000h
R1899 (76Bh)	AIF2TX6MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	AIF2TX6MIX_VOL2 [6:0] 0	0080h
R1900 (76Ch)	AIF2TX6MIX_Input_3_ Source	AIF2TX6MI X_STS3	0	0	0	0	0	0	0	AIF2TX6MIX_SRC3 [7:0]	0000h
R1901 (76Dh)	AIF2TX6MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	AIF2TX6MIX_VOL3 [6:0] 0	0080h
R1902 (76Eh)	AIF2TX6MIX_Input_4_ Source	AIF2TX6MI X_STS4	0	0	0	0	0	0	0	AIF2TX6MIX_SRC4 [7:0]	0000h
R1903 (76Fh)	AIF2TX6MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	AIF2TX6MIX_VOL4 [6:0] 0	0080h
R1904 (770h)	AIF2TX7MIX_Input_1_ Source	AIF2TX7MI X_STS1	0	0	0	0	0	0	0	AIF2TX7MIX_SRC1 [7:0]	0000h
R1905 (771h)	AIF2TX7MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	AIF2TX7MIX_VOL1 [6:0] 0	0080h
R1906 (772h)	AIF2TX7MIX_Input_2_ Source	AIF2TX7MI X_STS2	0	0	0	0	0	0	0	AIF2TX7MIX_SRC2 [7:0]	0000h
R1907 (773h)	AIF2TX7MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	AIF2TX7MIX_VOL2 [6:0] 0	0080h
R1908 (774h)	AIF2TX7MIX_Input_3_ Source	AIF2TX7MI X_STS3	0	0	0	0	0	0	0	AIF2TX7MIX_SRC3 [7:0]	0000h
R1909 (775h)	AIF2TX7MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	AIF2TX7MIX_VOL3 [6:0] 0	0080h
R1910 (776h)	AIF2TX7MIX_Input_4_ Source	AIF2TX7MI X_STS4	0	0	0	0	0	0	0	AIF2TX7MIX_SRC4 [7:0]	0000h
R1911 (777h)	AIF2TX7MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	AIF2TX7MIX_VOL4 [6:0] 0	0080h
R1912 (778h)	AIF2TX8MIX_Input_1_ Source	AIF2TX8MI X_STS1	0	0	0	0	0	0	0	AIF2TX8MIX_SRC1 [7:0]	0000h
R1913 (779h)	AIF2TX8MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	AIF2TX8MIX_VOL1 [6:0] 0	0080h
R1914 (77Ah)	AIF2TX8MIX_Input_2_ Source	AIF2TX8MI X_STS2	0	0	0	0	0	0	0	AIF2TX8MIX_SRC2 [7:0]	0000h
R1915 (77Bh)	AIF2TX8MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	AIF2TX8MIX_VOL2 [6:0] 0	0080h
R1916 (77Ch)	AIF2TX8MIX_Input_3_ Source	AIF2TX8MI X_STS3	0	0	0	0	0	0	0	AIF2TX8MIX_SRC3 [7:0]	0000h
R1917 (77Dh)	AIF2TX8MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	AIF2TX8MIX_VOL3 [6:0] 0	0080h
R1918 (77Eh)	AIF2TX8MIX_Input_4_ Source	AIF2TX8MI X_STS4	0	0	0	0	0	0	0	AIF2TX8MIX_SRC4 [7:0]	0000h
R1919 (77Fh)	AIF2TX8MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	AIF2TX8MIX_VOL4 [6:0] 0	0080h
R1920 (780h)	AIF3TX1MIX_Input_1_ Source	AIF3TX1MI X_STS1	0	0	0	0	0	0	0	AIF3TX1MIX_SRC1 [7:0]	0000h
R1921 (781h)	AIF3TX1MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	AIF3TX1MIX_VOL1 [6:0] 0	0080h
R1922 (782h)	AIF3TX1MIX_Input_2_ Source	AIF3TX1MI X_STS2	0	0	0	0	0	0	0	AIF3TX1MIX_SRC2 [7:0]	0000h
R1923 (783h)	AIF3TX1MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	AIF3TX1MIX_VOL2 [6:0] 0	0080h
R1924 (784h)	AIF3TX1MIX_Input_3_ Source	AIF3TX1MI X_STS3	0	0	0	0	0	0	0	AIF3TX1MIX_SRC3 [7:0]	0000h
R1925 (785h)	AIF3TX1MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	AIF3TX1MIX_VOL3 [6:0] 0	0080h
R1926 (786h)	AIF3TX1MIX_Input_4_ Source	AIF3TX1MI X_STS4	0	0	0	0	0	0	0	AIF3TX1MIX_SRC4 [7:0]	0000h
R1927 (787h)	AIF3TX1MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	AIF3TX1MIX_VOL4 [6:0] 0	0080h
R1928 (788h)	AIF3TX2MIX_Input_1_ Source	AIF3TX2MI X_STS1	0	0	0	0	0	0	0	AIF3TX2MIX_SRC1 [7:0]	0000h
R1929 (789h)	AIF3TX2MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	AIF3TX2MIX_VOL1 [6:0] 0	0080h
R1930 (78Ah)	AIF3TX2MIX_Input_2_ Source	AIF3TX2MI X_STS2	0	0	0	0	0	0	0	AIF3TX2MIX_SRC2 [7:0]	0000h
R1931 (78Bh)	AIF3TX2MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	AIF3TX2MIX_VOL2 [6:0] 0	0080h
R1932 (78Ch)	AIF3TX2MIX_Input_3_ Source	AIF3TX2MI X_STS3	0	0	0	0	0	0	0	AIF3TX2MIX_SRC3 [7:0]	0000h
R1933 (78Dh)	AIF3TX2MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	AIF3TX2MIX_VOL3 [6:0] 0	0080h
R1934 (78Eh)	AIF3TX2MIX_Input_4_ Source	AIF3TX2MI X_STS4	0	0	0	0	0	0	0	AIF3TX2MIX_SRC4 [7:0]	0000h
R1935 (78Fh)	AIF3TX2MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	AIF3TX2MIX_VOL4 [6:0] 0	0080h



Register	Name	15	14	13	12	11	10	9	8	7 6 5 4 3 2 1 0	Default
R1952 (7A0h)	AIF4TX1MIX_Input_1_ Source	AIF4TX1MI X_STS1	0	0	0	0	0	0	0	AIF4TX1MIX_SRC1 [7:0]	0000h
R1953 (7A1h)	AIF4TX1MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	AIF4TX1MIX_VOL1 [6:0] 0	0080h
R1954 (7A2h)	AIF4TX1MIX_Input_2_ Source	AIF4TX1MI X_STS2	0	0	0	0	0	0	0	AIF4TX1MIX_SRC2 [7:0]	0000h
R1955 (7A3h)	AIF4TX1MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	AIF4TX1MIX_VOL2 [6:0] 0	0080h
R1956 (7A4h)	AIF4TX1MIX_Input_3_ Source	AIF4TX1MI X_STS3	0	0	0	0	0	0	0	AIF4TX1MIX_SRC3 [7:0]	0000h
R1957 (7A5h)	AIF4TX1MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	AIF4TX1MIX_VOL3 [6:0] 0	0080h
R1958 (7A6h)	AIF4TX1MIX_Input_4_ Source	AIF4TX1MI X_STS4	0	0	0	0	0	0	0	AIF4TX1MIX_SRC4 [7:0]	0000h
. ,	AIF4TX1MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	AIF4TX1MIX_VOL4 [6:0] 0	0080h
R1960	AIF4TX2MIX_Input_1_ Source	AIF4TX2MI X_STS1	0	0	0	0	0	0	0	AIF4TX2MIX_SRC1 [7:0]	0000h
R1961 (7A9h)	AIF4TX2MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	AIF4TX2MIX_VOL1 [6:0] 0	0080h
R1962 (7AAh)	AIF4TX2MIX_Input_2_ Source	AIF4TX2MI X_STS2	0	0	0	0	0	0	0	AIF4TX2MIX_SRC2 [7:0]	0000h
R1963 (7ABh)	AIF4TX2MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	AIF4TX2MIX_VOL2 [6:0] 0	0080h
R1964 (7ACh)	AIF4TX2MIX_Input_3_ Source	AIF4TX2MI X STS3	0	0	0	0	0	0	0	AIF4TX2MIX_SRC3 [7:0]	0000h
R1965	AIF4TX2MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	AIF4TX2MIX_VOL3 [6:0] 0	0080h
R1966 (7AEh)	AIF4TX2MIX_Input_4_ Source	AIF4TX2MI X STS4	0	0	0	0	0	0	0	AIF4TX2MIX_SRC4 [7:0]	0000h
R1967 (7AFh)	AIF4TX2MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	AIF4TX2MIX_VOL4 [6:0] 0	0080h
R1984 (7C0h)	SLIMTX1MIX_Input_1_ Source	SLIMTX1M IX STS1	0	0	0	0	0	0	0	SLIMTX1MIX_SRC1 [7:0]	0000h
R1985 (7C1h)	SLIMTX1MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	SLIMTX1MIX_VOL1 [6:0] 0	0080h
R1986 (7C2h)	SLIMTX1MIX_Input_2_ Source	SLIMTX1M IX_STS2	0	0	0	0	0	0	0	SLIMTX1MIX_SRC2 [7:0]	0000h
R1987 (7C3h)	SLIMTX1MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	SLIMTX1MIX_VOL2 [6:0] 0	0080h
R1988 (7C4h)	SLIMTX1MIX_Input_3_ Source	SLIMTX1M IX STS3	0	0	0	0	0	0	0	SLIMTX1MIX_SRC3 [7:0]	0000h
R1989 (7C5h)	SLIMTX1MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	SLIMTX1MIX_VOL3 [6:0] 0	0080h
R1990 (7C6h)	SLIMTX1MIX_Input_4_ Source	SLIMTX1M IX_STS4	0	0	0	0	0	0	0	SLIMTX1MIX_SRC4 [7:0]	0000h
R1991	SLIMTX1MIX_Input_4_	0	0	0	0	0	0	0	0	SLIMTX1MIX_VOL4 [6:0] 0	0080h
(7C7h) R1992 (7C8h)	Volume SLIMTX2MIX_Input_1_ Source	SLIMTX2M IX STS1	0	0	0	0	0	0	0	SLIMTX2MIX_SRC1 [7:0]	0000h
R1993	SLIMTX2MIX_Input_1_	0	0	0	0	0	0	0	0	SLIMTX2MIX_VOL1 [6:0] 0	0080h
(7C9h) R1994	Volume SLIMTX2MIX_Input_2_	SLIMTX2M IX_STS2	0	0	0	0	0	0	0	SLIMTX2MIX_SRC2 [7:0]	0000h
(7CAh) R1995	Source SLIMTX2MIX_Input_2_	0	0	0	0	0	0	0	0	SLIMTX2MIX_VOL2 [6:0] 0	0080h
(7CBh) R1996 (7CCh)	Volume SLIMTX2MIX_Input_3_ Source	SLIMTX2M IX_STS3	0	0	0	0	0	0	0	SLIMTX2MIX_SRC3 [7:0]	0000h
R1997	SLIMTX2MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	SLIMTX2MIX_VOL3 [6:0] 0	0080h
(7CDh) R1998	SLIMTX2MIX_Input_4_	SLIMTX2M IX_STS4	0	0	0	0	0	0	0	SLIMTX2MIX_SRC4 [7:0]	0000h
(7CEh) R1999	Source SLIMTX2MIX_Input_4_	0	0	0	0	0	0	0	0	SLIMTX2MIX_VOL4 [6:0] 0	0080h
(7CFh) R2000	Volume SLIMTX3MIX_Input_1_	SLIMTX3M IX_STS1	0	0	0	0	0	0	0	SLIMTX3MIX_SRC1 [7:0]	0000h
R2001	Source SLIMTX3MIX_Input_1_	0	0	0	0	0	0	0	0	SLIMTX3MIX_VOL1 [6:0] 0	0080h
(7D1h) R2002	Volume SLIMTX3MIX_Input_2_	SLIMTX3M IX_STS2	0	0	0	0	0	0	0	SLIMTX3MIX_SRC2 [7:0]	0000h
R2003	Source SLIMTX3MIX_Input_2_	0	0	0	0	0	0	0	0	SLIMTX3MIX_VOL2 [6:0] 0	0080h
R2004	Volume SLIMTX3MIX_Input_3_	SLIMTX3M IX_STS3	0	0	0	0	0	0	0	SLIMTX3MIX_SRC3 [7:0]	0000h
(7D4h) R2005	Source SLIMTX3MIX_Input_3_	0	0	0	0	0	0	0	0	SLIMTX3MIX_VOL3 [6:0] 0	0080h
(7D5h)	Volume										



Register	Name	15	14	13	12	11	10	9	8	7 6 5 4 3 2 1 0	Default
R2006 (7D6h)	SLIMTX3MIX_Input_4_ Source	SLIMTX3M IX_STS4	0	0	0	0	0	0	0	SLIMTX3MIX_SRC4 [7:0]	0000h
R2007 (7D7h)	SLIMTX3MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	SLIMTX3MIX_VOL4 [6:0] 0	0080h
R2008 (7D8h)	SLIMTX4MIX_Input_1_ Source	SLIMTX4M IX_STS1	0	0	0	0	0	0	0	SLIMTX4MIX_SRC1 [7:0]	0000h
R2009 (7D9h)	SLIMTX4MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	SLIMTX4MIX_VOL1 [6:0] 0	0080h
R2010 (7DAh)	SLIMTX4MIX_Input_2_ Source	SLIMTX4M IX_STS2	0	0	0	0	0	0	0	SLIMTX4MIX_SRC2 [7:0]	0000h
R2011 (7DBh)	SLIMTX4MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	SLIMTX4MIX_VOL2 [6:0] 0	0080h
R2012 (7DCh)	SLIMTX4MIX_Input_3_ Source	SLIMTX4M IX_STS3	0	0	0	0	0	0	0	SLIMTX4MIX_SRC3 [7:0]	0000h
R2013 (7DDh)	SLIMTX4MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	SLIMTX4MIX_VOL3 [6:0] 0	0080h
R2014 (7DEh)	SLIMTX4MIX_Input_4_ Source	SLIMTX4M IX_STS4	0	0	0	0	0	0	0	SLIMTX4MIX_SRC4 [7:0]	0000h
R2015 (7DFh)	SLIMTX4MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	SLIMTX4MIX_VOL4 [6:0] 0	0080h
R2016 (7E0h)	SLIMTX5MIX_Input_1_ Source	SLIMTX5M IX_STS1	0	0	0	0	0	0	0	SLIMTX5MIX_SRC1 [7:0]	0000h
R2017 (7E1h)	SLIMTX5MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	SLIMTX5MIX_VOL1 [6:0] 0	0080h
R2018 (7E2h)	SLIMTX5MIX_Input_2_ Source	SLIMTX5M IX_STS2	0	0	0	0	0	0	0	SLIMTX5MIX_SRC2 [7:0]	0000h
R2019 (7E3h)	SLIMTX5MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	SLIMTX5MIX_VOL2 [6:0] 0	0080h
R2020 (7E4h)	SLIMTX5MIX_Input_3_ Source	SLIMTX5M IX_STS3	0	0	0	0	0	0	0	SLIMTX5MIX_SRC3 [7:0]	0000h
R2021 (7E5h)	SLIMTX5MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	SLIMTX5MIX_VOL3 [6:0] 0	0080h
R2022 (7E6h)	SLIMTX5MIX_Input_4_ Source	SLIMTX5M IX STS4	0	0	0	0	0	0	0	SLIMTX5MIX_SRC4 [7:0]	0000h
R2023 (7E7h)	SLIMTX5MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	SLIMTX5MIX_VOL4 [6:0] 0	0080h
R2024 (7E8h)	SLIMTX6MIX_Input_1_ Source	SLIMTX6M IX_STS1	0	0	0	0	0	0	0	SLIMTX6MIX_SRC1 [7:0]	0000h
R2025 (7E9h)	SLIMTX6MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	SLIMTX6MIX_VOL1 [6:0] 0	0080h
R2026 (7EAh)	SLIMTX6MIX_Input_2_ Source	SLIMTX6M IX STS2	0	0	0	0	0	0	0	SLIMTX6MIX_SRC2 [7:0]	0000h
R2027 (7EBh)	SLIMTX6MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	SLIMTX6MIX_VOL2 [6:0] 0	0080h
R2028 (7ECh)	SLIMTX6MIX_Input_3_ Source	SLIMTX6M IX_STS3	0	0	0	0	0	0	0	SLIMTX6MIX_SRC3 [7:0]	0000h
R2029 (7EDh)	SLIMTX6MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	SLIMTX6MIX_VOL3 [6:0] 0	0080h
R2030 (7EEh)	SLIMTX6MIX_Input_4_ Source	SLIMTX6M IX STS4	0	0	0	0	0	0	0	SLIMTX6MIX_SRC4 [7:0]	0000h
R2031	SLIMTX6MIX_Input_4_	0	0	0	0	0	0	0	0	SLIMTX6MIX_VOL4 [6:0] 0	0080h
(/EFh) R2032 (7F0h)	Volume SLIMTX7MIX_Input_1_ Source	SLIMTX7M IX_STS1	0	0	0	0	0	0	0	SLIMTX7MIX_SRC1 [7:0]	0000h
R2033 (7F1h)	SLIMTX7MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	SLIMTX7MIX_VOL1 [6:0] 0	0080h
R2034 (7F2h)	SLIMTX7MIX_Input_2_ Source	SLIMTX7M IX_STS2	0	0	0	0	0	0	0	SLIMTX7MIX_SRC2 [7:0]	0000h
R2035 (7F3h)	SLIMTX7MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	SLIMTX7MIX_VOL2 [6:0] 0	0080h
R2036 (7F4h)	SLIMTX7MIX_Input_3_ Source	SLIMTX7M IX_STS3	0	0	0	0	0	0	0	SLIMTX7MIX_SRC3 [7:0]	0000h
R2037 (7F5h)	SLIMTX7MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	SLIMTX7MIX_VOL3 [6:0] 0	0080h
R2038	SLIMTX7MIX_Input_4_	SLIMTX7M IX_STS4	0	0	0	0	0	0	0	SLIMTX7MIX_SRC4 [7:0]	0000h
(7F6h) R2039 (7F7h)	Source SLIMTX7MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	SLIMTX7MIX_VOL4 [6:0] 0	0080h
R2040	SLIMTX8MIX_Input_1_	SLIMTX8M IX_STS1	0	0	0	0	0	0	0	SLIMTX8MIX_SRC1 [7:0]	0000h
(7F8h) R2041 (7F9h)	Source SLIMTX8MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	SLIMTX8MIX_VOL1 [6:0] 0	0080h
(7F9h) R2042	SLIMTX8MIX_Input_2_	SLIMTX8M IX_STS2	0	0	0	0	0	0	0	SLIMTX8MIX_SRC2 [7:0]	0000h
(7FAh) R2043	Source SLIMTX8MIX_Input_2_	0	0	0	0	0	0	0	0	SLIMTX8MIX_VOL2 [6:0] 0	0080h
(7FBh)	Volume							l	l		



Register	Name	15	14	13	12	11	10	9	8	7 6 5 4 3 2 1 0	Default
R2044 (7FCh)	SLIMTX8MIX_Input_3_ Source	SLIMTX8M IX_STS3	0	0	0	0	0	0	0	SLIMTX8MIX_SRC3 [7:0]	0000h
	SLIMTX8MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	SLIMTX8MIX_VOL3 [6:0] 0	0080h
R2046 (7FEh)	SLIMTX8MIX_Input_4_ Source	SLIMTX8M IX_STS4	0	0	0	0	0	0	0	SLIMTX8MIX_SRC4 [7:0]	0000h
R2047 (7FFh)	SLIMTX8MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	SLIMTX8MIX_VOL4 [6:0] 0	0080h
R2048 (800h)	SPDIF1TX1MIX_Input_ 1 Source	SPDIF1TX 1_STS	0	0	0	0	0	0	0	SPDIF1TX1_SRC [7:0]	0000h
R2049 (801h)	SPDIF1TX1MIX_Input_ 1 Volume	0	0	0	0	0	0	0	0	SPDIF1TX1_VOL [6:0] 0	0080h
R2056 (808h)	SPDIF1TX2MIX_Input_ 1 Source	SPDIF1TX 2_STS	0	0	0	0	0	0	0	SPDIF1TX2_SRC [7:0]	0000h
R2057 (809h)	SPDIF1TX2MIX_Input_ 1_Volume	0	0	0	0	0	0	0	0	SPDIF1TX2_VOL [6:0] 0	0080h
R2176 (880h)	EQ1MIX_Input_1_ Source	EQ1MIX_ STS1	0	0	0	0	0	0	0	EQ1MIX_SRC1 [7:0]	0000h
R2177 (881h)	EQ1MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	EQ1MIX_VOL1 [6:0] 0	0080h
R2178 (882h)	EQ1MIX_Input_2_ Source	EQ1MIX_ STS2	0	0	0	0	0	0	0	EQ1MIX_SRC2 [7:0]	0000h
R2179 (883h)	EQ1MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	EQ1MIX_VOL2 [6:0] 0	0080h
R2180 (884h)	EQ1MIX_Input_3_ Source	EQ1MIX_ STS3	0	0	0	0	0	0	0	EQ1MIX_SRC3 [7:0]	0000h
R2181 (885h)	EQ1MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	EQ1MIX_VOL3 [6:0] 0	0080h
R2182 (886h)	EQ1MIX_Input_4_ Source	EQ1MIX_ STS4	0	0	0	0	0	0	0	EQ1MIX_SRC4 [7:0]	0000h
R2183 (887h)	EQ1MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	EQ1MIX_VOL4 [6:0] 0	0080h
R2184 (888h)	EQ2MIX_Input_1_ Source	EQ2MIX_ STS1	0	0	0	0	0	0	0	EQ2MIX_SRC1 [7:0]	0000h
R2185 (889h)	EQ2MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	EQ2MIX_VOL1 [6:0] 0	0080h
R2186 (88Ah)	EQ2MIX_Input_2_ Source	EQ2MIX_ STS2	0	0	0	0	0	0	0	EQ2MIX_SRC2 [7:0]	0000h
R2187 (88Bh)	EQ2MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	EQ2MIX_VOL2 [6:0] 0	0080h
R2188 (88Ch)	EQ2MIX_Input_3_ Source	EQ2MIX_ STS3	0	0	0	0	0	0	0	EQ2MIX_SRC3 [7:0]	0000h
R2189 (88Dh)	EQ2MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	EQ2MIX_VOL3 [6:0] 0	0080h
R2190 (88Eh)	EQ2MIX_Input_4_ Source	EQ2MIX_ STS4	0	0	0	0	0	0	0	EQ2MIX_SRC4 [7:0]	0000h
R2191 (88Fh)	EQ2MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	EQ2MIX_VOL4 [6:0] 0	0080h
R2192 (890h)	EQ3MIX_Input_1_ Source	EQ3MIX_ STS1	0	0	0	0	0	0	0	EQ3MIX_SRC1 [7:0]	0000h
(0041)	EQ3MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	EQ3MIX_VOL1 [6:0] 0	0080h
R2194 (892h)	EQ3MIX_Input_2_ Source	EQ3MIX_ STS2	0	0	0	0	0	0	0	EQ3MIX_SRC2 [7:0]	0000h
R2195 (893h)	EQ3MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	EQ3MIX_VOL2 [6:0] 0	0080h
R2196 (894h)	EQ3MIX_Input_3_ Source	EQ3MIX_ STS3	0	0	0	0	0	0	0	EQ3MIX_SRC3 [7:0]	0000h
R2197 (895h)	EQ3MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	EQ3MIX_VOL3 [6:0] 0	0080h
R2198 (896h)	EQ3MIX_Input_4_ Source	EQ3MIX_ STS4	0	0	0	0	0	0	0	EQ3MIX_SRC4 [7:0]	0000h
R2199 (897h)	EQ3MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	EQ3MIX_VOL4 [6:0] 0	0080h
R2200 (898h)	EQ4MIX_Input_1_ Source	EQ4MIX_ STS1	0	0	0	0	0	0	0	EQ4MIX_SRC1 [7:0]	0000h
R2201 (899h)	EQ4MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	EQ4MIX_VOL1 [6:0] 0	0080h
R2202 (89Ah)	EQ4MIX_Input_2_ Source	EQ4MIX_ STS2	0	0	0	0	0	0	0	EQ4MIX_SRC2 [7:0]	0000h
R2203 (89Bh)	EQ4MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	EQ4MIX_VOL2 [6:0] 0	0080h
R2204 (89Ch)	EQ4MIX_Input_3_ Source	EQ4MIX_ STS3	0	0	0	0	0	0	0	EQ4MIX_SRC3 [7:0]	0000h
R2205 (89Dh)	EQ4MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	EQ4MIX_VOL3 [6:0] 0	0080h



Register	Name	15	14	13	12	11	10	9	8	7 6 5 4 3 2 1 0	Default
R2206 (89Eh)	EQ4MIX_Input_4_ Source	EQ4MIX_ STS4	0	0	0	0	0	0	0	EQ4MIX_SRC4 [7:0]	0000h
R2207 (89Fh)	EQ4MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	EQ4MIX_VOL4 [6:0] 0	0080h
R2240 (8C0h)	DRC1LMIX_Input_1_ Source	DRC1LMIX _STS1	0	0	0	0	0	0	0	DRC1LMIX_SRC1 [7:0]	0000h
R2241 (8C1h)	DRC1LMIX_Input_1_ Volume	0	0	0	0	0	0	0	0	DRC1LMIX_VOL1 [6:0] 0	0080h
R2242 (8C2h)	DRC1LMIX_Input_2_ Source	DRC1LMIX _STS2	0	0	0	0	0	0	0	DRC1LMIX_SRC2 [7:0]	0000h
R2243 (8C3h)	DRC1LMIX_Input_2_ Volume	0	0	0	0	0	0	0	0	DRC1LMIX_VOL2 [6:0] 0	0080h
R2244 (8C4h)	DRC1LMIX_Input_3_ Source	DRC1LMIX _STS3	0	0	0	0	0	0	0	DRC1LMIX_SRC3 [7:0]	0000h
R2245 (8C5h)	DRC1LMIX_Input_3_ Volume	0	0	0	0	0	0	0	0	DRC1LMIX_VOL3 [6:0] 0	0080h
R2246	DRC1LMIX_Input_4_ Source	DRC1LMIX _STS4	0	0	0	0	0	0	0	DRC1LMIX_SRC4 [7:0]	0000h
R2247 (8C7h)	DRC1LMIX_Input_4_ Volume	0	0	0	0	0	0	0	0	DRC1LMIX_VOL4 [6:0] 0	0080h
R2248 (8C8h)	DRC1RMIX_Input_1_ Source	DRC1RMI X_STS1	0	0	0	0	0	0	0	DRC1RMIX_SRC1 [7:0]	0000h
R2249 (8C9h)	DRC1RMIX_Input_1_ Volume	0	0	0	0	0	0	0	0	DRC1RMIX_VOL1 [6:0] 0	0080h
R2250 (8CAh)	DRC1RMIX_Input_2_ Source	DRC1RMI X_STS2	0	0	0	0	0	0	0	DRC1RMIX_SRC2 [7:0]	0000h
R2251	DRC1RMIX_Input_2_ Volume	0	0	0	0	0	0	0	0	DRC1RMIX_VOL2 [6:0] 0	0080h
R2252 (8CCh)	DRC1RMIX_Input_3_ Source	DRC1RMI X STS3	0	0	0	0	0	0	0	DRC1RMIX_SRC3 [7:0]	0000h
R2253 (8CDh)	DRC1RMIX_Input_3_ Volume	0	0	0	0	0	0	0	0	DRC1RMIX_VOL3 [6:0] 0	0080h
R2254 (8CEh)	DRC1RMIX_Input_4_ Source	DRC1RMI X STS4	0	0	0	0	0	0	0	DRC1RMIX_SRC4 [7:0]	0000h
R2255 (8CFh)	DRC1RMIX_Input_4_ Volume	0	0	0	0	0	0	0	0	DRC1RMIX_VOL4 [6:0] 0	0080h
R2256 (8D0h)	DRC2LMIX_Input_1_ Source	DRC2LMIX _STS1	0	0	0	0	0	0	0	DRC2LMIX_SRC1 [7:0]	0000h
R2257 (8D1h)	DRC2LMIX_Input_1_ Volume	0	0	0	0	0	0	0	0	DRC2LMIX_VOL1 [6:0] 0	0080h
R2258 (8D2h)	DRC2LMIX_Input_2_ Source	DRC2LMIX STS2	0	0	0	0	0	0	0	DRC2LMIX_SRC2 [7:0]	0000h
R2259 (8D3h)	DRC2LMIX_Input_2_ Volume	0	0	0	0	0	0	0	0	DRC2LMIX_VOL2 [6:0] 0	0080h
R2260 (8D4h)	DRC2LMIX_Input_3_ Source	DRC2LMIX _STS3	0	0	0	0	0	0	0	DRC2LMIX_SRC3 [7:0]	0000h
R2261 (8D5h)	DRC2LMIX_Input_3_ Volume	0	0	0	0	0	0	0	0	DRC2LMIX_VOL3 [6:0] 0	0080h
R2262 (8D6h)	DRC2LMIX_Input_4_ Source	DRC2LMIX STS4	0	0	0	0	0	0	0	DRC2LMIX_SRC4 [7:0]	0000h
R2263	DRC2LMIX_Input_4_	0	0	0	0	0	0	0	0	DRC2LMIX_VOL4 [6:0] 0	0080h
(8D/h) R2264 (8D8h)	Volume DRC2RMIX_Input_1_ Source	DRC2RMI X_STS1	0	0	0	0	0	0	0	DRC2RMIX_SRC1 [7:0]	0000h
R2265 (8D9h)	DRC2RMIX_Input_1_ Volume	0	0	0	0	0	0	0	0	DRC2RMIX_VOL1 [6:0] 0	0080h
R2266 (8DAh)	DRC2RMIX_Input_2_ Source	DRC2RMI X_STS2	0	0	0	0	0	0	0	DRC2RMIX_SRC2 [7:0]	0000h
R2267 (8DBh)	DRC2RMIX_Input_2_ Volume	0	0	0	0	0	0	0	0	DRC2RMIX_VOL2 [6:0] 0	0080h
R2268 (8DCh)	DRC2RMIX_Input_3_ Source	DRC2RMI X_STS3	0	0	0	0	0	0	0	DRC2RMIX_SRC3 [7:0]	0000h
R2269 (8DDh)	DRC2RMIX_Input_3_	0	0	0	0	0	0	0	0	DRC2RMIX_VOL3 [6:0] 0	0080h
R2270	Volume DRC2RMIX_Input_4_ Source	DRC2RMI X_STS4	0	0	0	0	0	0	0	DRC2RMIX_SRC4 [7:0]	0000h
R2271 (8DFh)	DRC2RMIX_Input_4_ Volume	0	0	0	0	0	0	0	0	DRC2RMIX_VOL4 [6:0] 0	0080h
R2304	HPLP1MIX_Input_1_	LHPF1MIX _STS1	0	0	0	0	0	0	0	LHPF1MIX_SRC1 [7:0]	0000h
(900h) R2305	Source HPLP1MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	LHPF1MIX_VOL1 [6:0] 0	0080h
(901h) R2306	HPLP1MIX_Input_2_	LHPF1MIX _STS2	0	0	0	0	0	0	0	LHPF1MIX_SRC2 [7:0]	0000h
(902h) R2307	Source HPLP1MIX_Input_2_	0	0	0	0	0	0	0	0	LHPF1MIX_VOL2 [6:0] 0	0080h
(903h)	Volume										



Register	Name	15	14	13	12	11	10	9	8	7 6 5 4 3 2 1 0	Default
R2308 (904h)	HPLP1MIX_Input_3_ Source	LHPF1MIX _STS3	0	0	0	0	0	0	0	LHPF1MIX_SRC3 [7:0]	0000h
R2309 (905h)	HPLP1MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	LHPF1MIX_VOL3 [6:0] 0	0080h
R2310 (906h)	HPLP1MIX_Input_4_ Source	LHPF1MIX _STS4	0	0	0	0	0	0	0	LHPF1MIX_SRC4 [7:0]	0000h
R2311 (907h)	HPLP1MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	LHPF1MIX_VOL4 [6:0] 0	0080h
R2312 (908h)	HPLP2MIX_Input_1_ Source	LHPF2MIX _STS1	0	0	0	0	0	0	0	LHPF2MIX_SRC1 [7:0]	0000h
R2313 (909h)	HPLP2MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	LHPF2MIX_VOL1 [6:0] 0	0080h
R2314 (90Ah)	HPLP2MIX_Input_2_ Source	LHPF2MIX _STS2	0	0	0	0	0	0	0	LHPF2MIX_SRC2 [7:0]	0000h
R2315 (90Bh)	HPLP2MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	LHPF2MIX_VOL2 [6:0] 0	0080h
R2316 (90Ch)	HPLP2MIX_Input_3_ Source	LHPF2MIX _STS3	0	0	0	0	0	0	0	LHPF2MIX_SRC3 [7:0]	0000h
R2317 (90Dh)	HPLP2MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	LHPF2MIX_VOL3 [6:0] 0	0080h
R2318 (90Eh)	HPLP2MIX_Input_4_ Source	LHPF2MIX _STS4	0	0	0	0	0	0	0	LHPF2MIX_SRC4 [7:0]	0000h
R2319 (90Fh)	HPLP2MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	LHPF2MIX_VOL4 [6:0] 0	0080h
R2320 (910h)	HPLP3MIX_Input_1_ Source	LHPF3MIX _STS1	0	0	0	0	0	0	0	LHPF3MIX_SRC1 [7:0]	0000h
R2321 (911h)	HPLP3MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	LHPF3MIX_VOL1 [6:0] 0	0080h
R2322 (912h)	HPLP3MIX_Input_2_ Source	LHPF3MIX _STS2	0	0	0	0	0	0	0	LHPF3MIX_SRC2 [7:0]	0000h
R2323 (913h)	HPLP3MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	LHPF3MIX_VOL2 [6:0] 0	0080h
R2324 (914h)	HPLP3MIX_Input_3_ Source	LHPF3MIX _STS3	0	0	0	0	0	0	0	LHPF3MIX_SRC3 [7:0]	0000h
R2325 (915h)	HPLP3MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	LHPF3MIX_VOL3 [6:0] 0	0080h
R2326 (916h)	HPLP3MIX_Input_4_ Source	LHPF3MIX _STS4	0	0	0	0	0	0	0	LHPF3MIX_SRC4 [7:0]	0000h
R2327 (917h)	HPLP3MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	LHPF3MIX_VOL4 [6:0] 0	0080h
R2328 (918h)	HPLP4MIX_Input_1_ Source	LHPF4MIX _STS1	0	0	0	0	0	0	0	LHPF4MIX_SRC1 [7:0]	0000h
R2329 (919h)	HPLP4MIX_Input_1_ Volume	0	0	0	0	0	0	0	0	LHPF4MIX_VOL1 [6:0] 0	0080h
R2330 (91Ah)	HPLP4MIX_Input_2_ Source	LHPF4MIX _STS2	0	0	0	0	0	0	0	LHPF4MIX_SRC2 [7:0]	0000h
R2331 (91Bh)	HPLP4MIX_Input_2_ Volume	0	0	0	0	0	0	0	0	LHPF4MIX_VOL2 [6:0] 0	0080h
R2332 (91Ch)	HPLP4MIX_Input_3_ Source	LHPF4MIX _STS3	0	0	0	0	0	0	0	LHPF4MIX_SRC3 [7:0]	0000h
R2333 (91Dh)	HPLP4MIX_Input_3_ Volume	0	0	0	0	0	0	0	0	LHPF4MIX_VOL3 [6:0] 0	0080h
R2334 (91Eh)	HPLP4MIX_Input_4_ Source	LHPF4MIX _STS4	0	0	0	0	0	0	0	LHPF4MIX_SRC4 [7:0]	0000h
R2335 (91Fh)	HPLP4MIX_Input_4_ Volume	0	0	0	0	0	0	0	0	LHPF4MIX_VOL4 [6:0] 0	0080h
R2368 (940h)	DSP1LMIX_Input_1_ Source	DSP1LMIX _STS1	0	0	0	0	0	0	0	DSP1LMIX_SRC1 [7:0]	0000h
R2369 (941h)	DSP1LMIX_Input_1_ Volume	0	0	0	0	0	0	0	0	DSP1LMIX_VOL1 [6:0] 0	0080h
R2370 (942h)	DSP1LMIX_Input_2_ Source	DSP1LMIX _STS2	0	0	0	0	0	0	0	DSP1LMIX_SRC2 [7:0]	0000h
R2371 (943h)	DSP1LMIX_Input_2_ Volume	0	0	0	0	0	0	0	0	DSP1LMIX_VOL2 [6:0] 0	0080h
R2372 (944h)	DSP1LMIX_Input_3_ Source	DSP1LMIX _STS3	0	0	0	0	0	0	0	DSP1LMIX_SRC3 [7:0]	0000h
R2373 (945h)	DSP1LMIX_Input_3_ Volume	0	0	0	0	0	0	0	0	DSP1LMIX_VOL3 [6:0] 0	0080h
R2374 (946h)	DSP1LMIX_Input_4_ Source	DSP1LMIX _STS4	0	0	0	0	0	0	0	DSP1LMIX_SRC4 [7:0]	0000h
R2375 (947h)	DSP1LMIX_Input_4_ Volume	0	0	0	0	0	0	0	0	DSP1LMIX_VOL4 [6:0] 0	0080h
R2376 (948h)	DSP1RMIX_Input_1_ Source	DSP1RMI X_STS1	0	0	0	0	0	0	0	DSP1RMIX_SRC1 [7:0]	0000h
R2377 (949h)	DSP1RMIX_Input_1_ Volume	0	0	0	0	0	0	0	0	DSP1RMIX_VOL1 [6:0] 0	0080h



Register	Name	15	14	13	12	11	10	9	8	7 6 5 4 3 2 1 0	Default
R2378 (94Ah)	DSP1RMIX_Input_2_ Source	DSP1RMI X_STS2	0	0	0	0	0	0	0	DSP1RMIX_SRC2 [7:0]	0000h
R2379 (94Bh)	DSP1RMIX_Input_2_ Volume	0	0	0	0	0	0	0	0	DSP1RMIX_VOL2 [6:0] 0	0080h
R2380 (94Ch)	DSP1RMIX_Input_3_ Source	DSP1RMI X_STS3	0	0	0	0	0	0	0	DSP1RMIX_SRC3 [7:0]	0000h
R2381 (94Dh)	DSP1RMIX_Input_3_ Volume	0	0	0	0	0	0	0	0	DSP1RMIX_VOL3 [6:0] 0	0080h
R2382 (94Eh)	DSP1RMIX_Input_4_ Source	DSP1RMI X_STS4	0	0	0	0	0	0	0	DSP1RMIX_SRC4 [7:0]	0000h
R2383 (94Fh)	DSP1RMIX_Input_4_ Volume	0	0	0	0	0	0	0	0	DSP1RMIX_VOL4 [6:0] 0	0080h
R2384 (950h)	DSP1AUX1MIX_Input_ 1 Source	DSP1AUX 1_STS	0	0	0	0	0	0	0	DSP1AUX1_SRC [7:0]	0000h
R2392 (958h)	DSP1AUX2MIX_Input_ 1 Source	DSP1AUX 2_STS	0	0	0	0	0	0	0	DSP1AUX2_SRC [7:0]	0000h
R2400 (960h)	DSP1AUX3MIX_Input_ 1 Source	DSP1AUX 3_STS	0	0	0	0	0	0	0	DSP1AUX3_SRC [7:0]	0000h
R2408 (968h)	DSP1AUX4MIX_Input_ 1 Source	DSP1AUX 4_STS	0	0	0	0	0	0	0	DSP1AUX4_SRC [7:0]	0000h
R2416 (970h)	DSP1AUX5MIX_Input_ 1 Source	DSP1AUX 5_STS	0	0	0	0	0	0	0	DSP1AUX5_SRC [7:0]	0000h
R2424	DSP1AUX6MIX_Input_ 1 Source	DSP1AUX 6_STS	0	0	0	0	0	0	0	DSP1AUX6_SRC [7:0]	0000h
R2432	DSP2LMIX_Input_1_ Source	DSP2LMIX _STS1	0	0	0	0	0	0	0	DSP2LMIX_SRC1 [7:0]	0000h
R2433	DSP2LMIX_Input_1_ Volume	0	0	0	0	0	0	0	0	DSP2LMIX_VOL1 [6:0] 0	0080h
R2434	DSP2LMIX_Input_2_ Source	DSP2LMIX _STS2	0	0	0	0	0	0	0	DSP2LMIX_SRC2 [7:0]	0000h
R2435 (983h)	DSP2LMIX_Input_2_ Volume	0	0	0	0	0	0	0	0	DSP2LMIX_VOL2 [6:0] 0	0080h
R2436	DSP2LMIX_Input_3_ Source	DSP2LMIX STS3	0	0	0	0	0	0	0	DSP2LMIX_SRC3 [7:0]	0000h
R2437	DSP2LMIX_Input_3_ Volume	0	0	0	0	0	0	0	0	DSP2LMIX_VOL3 [6:0] 0	0080h
R2438	DSP2LMIX_Input_4_ Source	DSP2LMIX _STS4	0	0	0	0	0	0	0	DSP2LMIX_SRC4 [7:0]	0000h
R2439	DSP2LMIX_Input_4_ Volume	0	0	0	0	0	0	0	0	DSP2LMIX_VOL4 [6:0] 0	0080h
R2440	DSP2RMIX_Input_1_ Source	DSP2RMI X STS1	0	0	0	0	0	0	0	DSP2RMIX_SRC1 [7:0]	0000h
R2441	DSP2RMIX_Input_1_ Volume	0	0	0	0	0	0	0	0	DSP2RMIX_VOL1 [6:0] 0	0080h
R2442	DSP2RMIX_Input_2_ Source	DSP2RMI X STS2	0	0	0	0	0	0	0	DSP2RMIX_SRC2 [7:0]	0000h
R2443 (98Bh)	DSP2RMIX_Input_2_ Volume	0	0	0	0	0	0	0	0	DSP2RMIX_VOL2 [6:0] 0	0080h
R2444	DSP2RMIX_Input_3_	DSP2RMI X STS3	0	0	0	0	0	0	0	DSP2RMIX_SRC3 [7:0]	0000h
R2445	Source DSP2RMIX_Input_3_	0	0	0	0	0	0	0	0	DSP2RMIX_VOL3 [6:0] 0	0080h
R2446	DSP2RMIX_Input_4_	DSP2RMI X_STS4	0	0	0	0	0	0	0	DSP2RMIX_SRC4 [7:0]	0000h
R2447	Source DSP2RMIX_Input_4_	0	0	0	0	0	0	0	0	DSP2RMIX_VOL4 [6:0] 0	0080h
R2448	Volume DSP2AUX1MIX_Input_	DSP2AUX 1_STS	0	0	0	0	0	0	0	DSP2AUX1_SRC [7:0]	0000h
(990h) R2456	1_Source DSP2AUX2MIX_Input_	DSP2AUX	0	0	0	0	0	0	0	DSP2AUX2_SRC [7:0]	0000h
(998h) R2464	1_Source DSP2AUX3MIX_Input_	2_STS DSP2AUX 3_STS	0	0	0	0	0	0	0	DSP2AUX3_SRC [7:0]	0000h
(9A0h) R2472	1_Source DSP2AUX4MIX_Input_	DSP2AUX	0	0	0	0	0	0	0	DSP2AUX4_SRC [7:0]	0000h
(9A8h) R2480	1_Source DSP2AUX5MIX_Input_	4_STS DSP2AUX	0	0	0	0	0	0	0	DSP2AUX5_SRC [7:0]	0000h
(9B0h) R2488	1_Source DSP2AUX6MIX_Input_	5_STS DSP2AUX	0	0	0	0	0	0	0	DSP2AUX6_SRC [7:0]	0000h
R2496	1_Source DSP3LMIX_Input_1_	6_STS DSP3LMIX	0	0	0	0	0	0	0	DSP3LMIX_SRC1 [7:0]	0000h
R2497	Source DSP3LMIX_Input_1_	_STS1	0	0	0	0	0	0	0	DSP3LMIX_VOL1 [6:0] 0	0080h
R2498	Volume DSP3LMIX_Input_2_	DSP3LMIX	0	0	0	0	0	0	0	DSP3LMIX_SRC2 [7:0]	0000h
R2499	Source DSP3LMIX_Input_2_	_STS2	0	0	0	0	0	0	0	DSP3LMIX_VOL2 [6:0] 0	0080h
(9C3h)	Volume										



September Property September Septe	Register	Name	15	14	13	12	11	10	9	8	7 6 5 4 3 2 1 0	Default
Global G				0	0	0	0	0	0	0		0000h
SCACE SUPPLEMENT, POPL_1			0	0	0	0	0	0	0	0	DSP3LMIX_VOL3 [6:0] 0	0080h
SCCT SCCT SCREENING FUND				0	0	0	0	0	0	0	DSP3LMIX_SRC4 [7:0]	0000h
School Source X,5951			0	0	0	0	0	0	0	0	DSP3LMIX_VOL4 [6:0] 0	0080h
R2500 DSP-2MRIX				0	0	0	0	0	0	0	DSP3RMIX_SRC1 [7:0]	0000h
			0	0	0	0	0	0	0	0	DSP3RMIX_VOL1 [6:0] 0	0080h
			DSP3RMI X_STS2	0	0	0	0	0	0	0	DSP3RMIX_SRC2 [7:0]	0000h
R2266 SPSPAMIX_Input_3 SPSPAMIX_Input_3 O 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			0	0	0	0	0	0	0	0	DSP3RMIX_VOL2 [6:0] 0	0080h
	R2508	DSP3RMIX_Input_3_	DSP3RMI X_STS3	0	0	0	0	0	0	0	DSP3RMIX_SRC3 [7:0]	0000h
R2210 DSP3RMX Input 4 DSP3RM DSP3RM DSP3RM DSP3RMX Input 4 DSP3RMX DSP3RMX Input 4 DSP3RMX Input 5	R2509	DSP3RMIX_Input_3_	0	0	0	0	0	0	0	0	DSP3RMIX_VOL3 [6:0] 0	0080h
R2511 SEPSHMMX_IMPUL 4_	R2510	DSP3RMIX_Input_4_	DSP3RMI X_STS4	0	0	0	0	0	0	0	DSP3RMIX_SRC4 [7:0]	0000h
R2512 DSPSALVEMIX [Pout S1FSALV 0 0 0 0 0 0 0 0 0	R2511	DSP3RMIX_Input_4_	0	0	0	0	0	0	0	0	DSP3RMIX_VOL4 [6:0] 0	0080h
R2250 DSPALIXZBIK Input DSPALIX DSPA	R2512	DSP3AUX1MIX_Input_	DSP3AUX 1 STS	0	0	0	0	0	0	0	DSP3AUX1_SRC [7:0]	0000h
R2526 DEPALIXS, MIC Popular DEPALIX	R2520	DSP3AUX2MIX_Input_		0	0	0	0	0	0	0	DSP3AUX2_SRC [7:0]	0000h
PRESS DEPALIXMENT Input SPALIX 0 0 0 0 0 0 0 0 0	R2528	DSP3AUX3MIX_Input_	DSP3AUX	0	0	0	0	0	0	0	DSP3AUX3_SRC [7:0]	0000h
R2544 SSPAUXSMIX nput_ SSPAUX	R2536	DSP3AUX4MIX_Input_	DSP3AUX	0	0	0	0	0	0	0	DSP3AUX4_SRC [7:0]	0000h
R2552 DSPALINKI Input DSPALIX O	R2544	DSP3AUX5MIX_Input_	DSP3AUX	0	0	0	0	0	0	0	DSP3AUX5_SRC [7:0]	0000h
Company Comp	R2552	DSP3AUX6MIX_Input_	DSP3AUX	0	0	0	0	0	0	0	DSP3AUX6_SRC [7:0]	0000h
R2565 DSP4LMIX_Input_1	R2560	DSP4LMIX_Input_1_		0	0	0	0	0	0	0	DSP4LMIX_SRC1 [7:0]	0000h
R2562 SSP4LMIX_Input_2	R2561	DSP4LMIX_Input_1_	_	0	0	0	0	0	0	0	DSP4LMIX_VOL1 [6:0] 0	0080h
R2563 DSP4LMIX_Input_3	R2562	DSP4LMIX_Input_2_		0	0	0	0	0	0	0	DSP4LMIX_SRC2 [7:0]	0000h
R2564 DSP4LMIX_Input_3	R2563	DSP4LMIX_Input_2_	_	0	0	0	0	0	0	0	DSP4LMIX_VOL2 [6:0] 0	0080h
R2565	R2564	DSP4LMIX_Input_3_		0	0	0	0	0	0	0	DSP4LMIX_SRC3 [7:0]	0000h
R2566 SP4LMIX_Input_4	R2565	DSP4LMIX_Input_3_	_	0	0	0	0	0	0	0	DSP4LMIX_VOL3 [6:0] 0	0080h
R2567 DSP4LMIX_Input_4	R2566	DSP4LMIX_Input_4_		0	0	0	0	0	0	0	DSP4LMIX_SRC4 [7:0]	0000h
R2568 DSP4RMIX_Input_1	R2567	DSP4LMIX_Input_4_	_	0	0	0	0	0	0	0	DSP4LMIX_VOL4 [6:0] 0	0080h
R2569 DSP4RMIX Input 1	R2568	DSP4RMIX_Input_1_	DSP4RMI X STS1	0	0	0	0	0	0	0	DSP4RMIX_SRC1 [7:0]	0000h
R2570	R2569	DSP4RMIX_Input_1_	_	0	0	0	0	0	0	0	DSP4RMIX_VOL1 [6:0] 0	0080h
R2571 DSP4RMIX_Input_2	R2570	DSP4RMIX_Input_2_	DSP4RMI X STS2	0	0	0	0	0	0	0	DSP4RMIX_SRC2 [7:0]	0000h
R2572	R2571	DSP4RMIX_Input_2_	_	0	0	0	0	0	0	0	DSP4RMIX_VOL2 [6:0] 0	0080h
R2573 DSP4RMIX_Input_3	R2572	DSP4RMIX_Input_3_	DSP4RMI X STS3	0	0	0	0	0	0	0	DSP4RMIX_SRC3 [7:0]	0000h
R2574 DSP4RMIX_Input_4 DSP4RMI DSP4RMI X_STS4 DSP4RMIX_Input_4 DSP4RMIX_Input_4 DSP4RMIX_Input_4 DSP4RMIX_Input_4 DSP4RMIX_Input_4 DSP4RMIX_Input_4 DSP4AUX1_Input_4 DSP4AUX1_Inp	R2573	DSP4RMIX_Input_3_		0	0	0	0	0	0	0	DSP4RMIX_VOL3 [6:0] 0	0080h
R2575 DSP4RMIX_Input_4	R2574	DSP4RMIX_Input_4_	DSP4RMI X STS4	0	0	0	0	0	0	0	DSP4RMIX_SRC4 [7:0]	0000h
R2576	R2575	DSP4RMIX_Input_4_	_	0	0	0	0	0	0	0	DSP4RMIX_VOL4 [6:0] 0	0080h
R2584 DSP4AUX2MIX_Input DSP4AUX 0 0 0 0 0 0 0 0 DSP4AUX2_SRC [7:0] 0000h	R2576	DSP4AUX1MIX_Input_		0	0	0	0	0	0	0	DSP4AUX1_SRC [7:0]	0000h
R2592 (A20h) DSP4AUX3MIX_Input_ I_Source DSP4AUX 0 3_STS 0 0 0 0 0 0 DSP4AUX3_SRC [7:0] 0000h R2600 DSP4AUX4MIX_Input_ DSP4AUX4MIX_Input_ DSP4AUX4_SRC [7:0] DSP4AUX4_SRC [7:0] 0000h	R2584	DSP4AUX2MIX_Input_	DSP4AUX	0	0	0	0	0	0	0	DSP4AUX2_SRC [7:0]	0000h
R2600 DSP4AUX4MIX_Input_ DSP4AUX 0 0 0 0 0 0 DSP4AUX4_SRC [7:0] 0000h	R2592	DSP4AUX3MIX_Input_	DSP4AUX	0	0	0	0	0	0	0	DSP4AUX3_SRC [7:0]	0000h
		-		0	0	0	0	0	0	0	DSP4AUX4_SRC [7:0]	0000h



Register	Name	15	14	13	12	11	10	9	8	7 6 5 4 3 2 1 0	Default
R2608 (A30h)	DSP4AUX5MIX_Input_ 1 Source	DSP4AUX 5_STS	0	0	0	0	0	0	0	DSP4AUX5_SRC [7:0]	0000h
R2616 (A38h)	DSP4AUX6MIX_Input_ 1_Source	DSP4AUX 6_STS	0	0	0	0	0	0	0	DSP4AUX6_SRC [7:0]	0000h
R2624 (A40h)	DSP5LMIX_Input_1_ Source	DSP5LMIX _STS1	0	0	0	0	0	0	0	DSP5LMIX_SRC1 [7:0]	0000h
R2625 (A41h)	DSP5LMIX_Input_1_ Volume	0	0	0	0	0	0	0	0	DSP5LMIX_VOL1 [6:0] 0	0080h
R2626 (A42h)	DSP5LMIX_Input_2_ Source	DSP5LMIX _STS2	0	0	0	0	0	0	0	DSP5LMIX_SRC2 [7:0]	0000h
R2627 (A43h)	DSP5LMIX_Input_2_ Volume	0	0	0	0	0	0	0	0	DSP5LMIX_VOL2 [6:0] 0	0080h
R2628 (A44h)	DSP5LMIX_Input_3_ Source	DSP5LMIX _STS3	0	0	0	0	0	0	0	DSP5LMIX_SRC3 [7:0]	0000h
R2629 (A45h)	DSP5LMIX_Input_3_ Volume	0	0	0	0	0	0	0	0	DSP5LMIX_VOL3 [6:0] 0	0080h
R2630 (A46h)	DSP5LMIX_Input_4_ Source	DSP5LMIX _STS4	0	0	0	0	0	0	0	DSP5LMIX_SRC4 [7:0]	0000h
R2631 (A47h)	DSP5LMIX_Input_4_ Volume	0	0	0	0	0	0	0	0	DSP5LMIX_VOL4 [6:0] 0	0080h
R2632 (A48h)	DSP5RMIX_Input_1_ Source	DSP5RMI X_STS1	0	0	0	0	0	0	0	DSP5RMIX_SRC1 [7:0]	0000h
R2633 (A49h)	DSP5RMIX_Input_1_ Volume	0	0	0	0	0	0	0	0	DSP5RMIX_VOL1 [6:0] 0	0080h
R2634 (A4Ah)	DSP5RMIX_Input_2_ Source	DSP5RMI X_STS2	0	0	0	0	0	0	0	DSP5RMIX_SRC2 [7:0]	0000h
R2635 (A4Bh)	DSP5RMIX_Input_2_ Volume	0	0	0	0	0	0	0	0	DSP5RMIX_VOL2 [6:0] 0	0080h
R2636 (A4Ch)	DSP5RMIX_Input_3_ Source	DSP5RMI X_STS3	0	0	0	0	0	0	0	DSP5RMIX_SRC3 [7:0]	0000h
R2637 (A4Dh)	DSP5RMIX_Input_3_ Volume	0	0	0	0	0	0	0	0	DSP5RMIX_VOL3 [6:0] 0	0080h
R2638 (A4Eh)	DSP5RMIX_Input_4_ Source	DSP5RMI X_STS4	0	0	0	0	0	0	0	DSP5RMIX_SRC4 [7:0]	0000h
R2639 (A4Fh)	DSP5RMIX_Input_4_ Volume	0	0	0	0	0	0	0	0	DSP5RMIX_VOL4 [6:0] 0	0080h
R2640 (A50h)	DSP5AUX1MIX_Input_ 1_Source	DSP5AUX 1_STS	0	0	0	0	0	0	0	DSP5AUX1_SRC [7:0]	0000h
R2648 (A58h)	DSP5AUX2MIX_Input_ 1_Source	DSP5AUX 2_STS	0	0	0	0	0	0	0	DSP5AUX2_SRC [7:0]	0000h
R2656 (A60h)	DSP5AUX3MIX_Input_ 1_Source	DSP5AUX 3_STS	0	0	0	0	0	0	0	DSP5AUX3_SRC [7:0]	0000h
R2664 (A68h)	DSP5AUX4MIX_Input_ 1_Source	DSP5AUX 4_STS	0	0	0	0	0	0	0	DSP5AUX4_SRC [7:0]	0000h
R2672 (A70h)	DSP5AUX5MIX_Input_ 1_Source	DSP5AUX 5_STS	0	0	0	0	0	0	0	DSP5AUX5_SRC [7:0]	0000h
R2680 (A78h)	DSP5AUX6MIX_Input_ 1_Source	DSP5AUX 6_STS	0	0	0	0	0	0	0	DSP5AUX6_SRC [7:0]	0000h
R2688 (A80h)	ASRC1_1LMIX_Input_ 1_Source	ASRC1_ IN1L_STS	0	0	0	0	0	0	0	ASRC1_IN1L_SRC [7:0]	0000h
R2696 (A88h)	ASRC1_1RMIX_Input_ 1_Source	ASRC1_ IN1R_STS	0	0	0	0	0	0	0	ASRC1_IN1R_SRC [7:0]	0000h
R2704 (A90h)	ASRC1_2LMIX_Input_ 1_Source	ASRC1_ IN2L_STS	0	0	0	0	0	0	0	ASRC1_IN2L_SRC [7:0]	0000h
R2712 (A98h)	ASRC1_2RMIX_Input_ 1_Source	ASRC1_ IN2R_STS	0	0	0	0	0	0	0	ASRC1_IN2R_SRC [7:0]	0000h
R2720 (AA0h)	ASRC2_1LMIX_Input_ 1_Source	ASRC2_ IN1L_STS	0	0	0	0	0	0	0	ASRC2_IN1L_SRC [7:0]	0000h
R2728 (AA8h)	ASRC2_1RMIX_Input_ 1_Source	ASRC2_ IN1R_STS	0	0	0	0	0	0	0	ASRC2_IN1R_SRC [7:0]	0000h
R2736 (AB0h)	ASRC2_2LMIX_Input_ 1_Source	ASRC2_ IN2L_STS	0	0	0	0	0	0	0	ASRC2_IN2L_SRC [7:0]	0000h
R2744 (AB8h)	ASRC2_2RMIX_Input_ 1_Source	ASRC2_ IN2R_STS	0	0	0	0	0	0	0	ASRC2_IN2R_SRC [7:0]	0000h
R2816 (B00h)	ISRC1DEC1MIX_Input_ 1_Source	ISRC1DEC 1_STS	0	0	0	0	0	0	0	ISRC1DEC1_SRC [7:0]	0000h
R2824 (B08h)	ISRC1DEC2MIX_Input_ 1_Source	ISRC1DEC 2_STS	0	0	0	0	0	0	0	ISRC1DEC2_SRC [7:0]	0000h
R2832 (B10h)	ISRC1DEC3MIX_Input_ 1_Source	ISRC1DEC 3_STS	0	0	0	0	0	0	0	ISRC1DEC3_SRC [7:0]	0000h
R2840 (B18h)	ISRC1DEC4MIX_Input_ 1_Source	ISRC1DEC 4_STS	0	0	0	0	0	0	0	ISRC1DEC4_SRC [7:0]	0000h
R2848 (B20h)	ISRC1INT1MIX_Input_ 1_Source	ISRC1INT 1_STS	0	0	0	0	0	0	0	ISRC1INT1_SRC [7:0]	0000h
R2856 (B28h)	ISRC1INT2MIX_Input_ 1_Source	ISRC1INT 2_STS	0	0	0	0	0	0	0	ISRC1INT2_SRC [7:0]	0000h



Register	Name	15	14	13	12	11	10	9	8	7 6 5 4 3 2 1 0	Default
R2864 (B30h)	ISRC1INT3MIX_Input_ 1_Source	ISRC1INT 3_STS	0	0	0	0	0	0	0	ISRC1INT3_SRC [7:0]	0000h
R2872 (B38h)	ISRC1INT4MIX_Input_ 1_Source	ISRC1INT 4_STS	0	0	0	0	0	0	0	ISRC1INT4_SRC [7:0]	0000h
R2880 (B40h)	ISRC2DEC1MIX_Input_ 1 Source	ISRC2DEC 1_STS	0	0	0	0	0	0	0	ISRC2DEC1_SRC [7:0]	0000h
R2888 (B48h)	ISRC2DEC2MIX_Input_ 1 Source	ISRC2DEC 2_STS	0	0	0	0	0	0	0	ISRC2DEC2_SRC [7:0]	0000h
R2896 (B50h)	ISRC2DEC3MIX_Input_ 1 Source	ISRC2DEC 3_STS	0	0	0	0	0	0	0	ISRC2DEC3_SRC [7:0]	0000h
R2904 (B58h)	ISRC2DEC4MIX_Input_ 1 Source	ISRC2DEC 4_STS	0	0	0	0	0	0	0	ISRC2DEC4_SRC [7:0]	0000h
R2912 (B60h)	ISRC2INT1MIX_Input_ 1 Source	ISRC2INT 1_STS	0	0	0	0	0	0	0	ISRC2INT1_SRC [7:0]	0000h
R2920 (B68h)	ISRC2INT2MIX_Input_ 1 Source	ISRC2INT 2_STS	0	0	0	0	0	0	0	ISRC2INT2_SRC [7:0]	0000h
R2928 (B70h)	ISRC2INT3MIX_Input_ 1 Source	ISRC2INT 3_STS	0	0	0	0	0	0	0	ISRC2INT3_SRC [7:0]	0000h
R2936 (B78h)	ISRC2INT4MIX_Input_ 1_Source	ISRC2INT 4_STS	0	0	0	0	0	0	0	ISRC2INT4_SRC [7:0]	0000h
R2944 (B80h)	ISRC3DEC1MIX_Input_ 1_Source	ISRC3DEC 1_STS	0	0	0	0	0	0	0	ISRC3DEC1_SRC [7:0]	0000h
R2952 (B88h)	ISRC3DEC2MIX_Input_ 1_Source	ISRC3DEC 2_STS	0	0	0	0	0	0	0	ISRC3DEC2_SRC [7:0]	0000h
R2976 (BA0h)	ISRC3INT1MIX_Input_ 1_Source	ISRC3INT 1_STS	0	0	0	0	0	0	0	ISRC3INT1_SRC [7:0]	0000h
R2984 (BA8h)	ISRC3INT2MIX_Input_ 1_Source	ISRC3INT 2_STS	0	0	0	0	0	0	0	ISRC3INT2_SRC [7:0]	0000h
R3008 (BC0h)	ISRC4DEC1MIX_Input_ 1_Source	ISRC4DEC 1_STS	0	0	0	0	0	0	0	ISRC4DEC1_SRC [7:0]	0000h
R3016 (BC8h)	ISRC4DEC2MIX_Input_ 1_Source	ISRC4DEC 2_STS	0	0	0	0	0	0	0	ISRC4DEC2_SRC [7:0]	0000h
R3040 (BE0h)	ISRC4INT1MIX_Input_ 1_Source	ISRC4INT 1_STS	0	0	0	0	0	0	0	ISRC4INT1_SRC [7:0]	0000h
R3048 (BE8h)	ISRC4INT2MIX_Input_ 1_Source	ISRC4INT 2_STS	0	0	0	0	0	0	0	ISRC4INT2_SRC [7:0]	0000h
R3072 (C00h)	DSP6LMIX_Input_1_ Source	DSP6LMIX _STS1	0	0	0	0	0	0	0	DSP6LMIX_SRC1 [7:0]	0000h
R3073 (C01h)	DSP6LMIX_Input_1_ Volume	0	0	0	0	0	0	0	0	DSP6LMIX_VOL1 [6:0] 0	0080h
R3074 (C02h)	DSP6LMIX_Input_2_ Source	DSP6LMIX _STS2	0	0	0	0	0	0	0	DSP6LMIX_SRC2 [7:0]	0000h
R3075 (C03h)	DSP6LMIX_Input_2_ Volume	0	0	0	0	0	0	0	0	DSP6LMIX_VOL2 [6:0] 0	0080h
R3076 (C04h)	DSP6LMIX_Input_3_ Source	DSP6LMIX _STS3	0	0	0	0	0	0	0	DSP6LMIX_SRC3 [7:0]	0000h
R3077 (C05h)	DSP6LMIX_Input_3_ Volume	0	0	0	0	0	0	0	0	DSP6LMIX_VOL3 [6:0] 0	0080h
R3078 (C06h)	DSP6LMIX_Input_4_ Source	DSP6LMIX _STS4	0	0	0	0	0	0	0	DSP6LMIX_SRC4 [7:0]	0000h
	DSP6LMIX_Input_4_ Volume	0	0	0	0	0	0	0	0	DSP6LMIX_VOL4 [6:0] 0	0080h
R3080 (C08h)	DSP6RMIX_Input_1_ Source	DSP6RMI X_STS1	0	0	0	0	0	0	0	DSP6RMIX_SRC1 [7:0]	0000h
R3081 (C09h)	DSP6RMIX_Input_1_ Volume	0	0	0	0	0	0	0	0	DSP6RMIX_VOL1 [6:0] 0	0080h
R3082 (C0Ah)	DSP6RMIX_Input_2_ Source	DSP6RMI X_STS2	0	0	0	0	0	0	0	DSP6RMIX_SRC2 [7:0]	0000h
R3083 (C0Bh)	DSP6RMIX_Input_2_ Volume	0	0	0	0	0	0	0	0	DSP6RMIX_VOL2 [6:0] 0	0080h
R3084 (C0Ch)	DSP6RMIX_Input_3_ Source	DSP6RMI X_STS3	0	0	0	0	0	0	0	DSP6RMIX_SRC3 [7:0]	0000h
R3085 (C0Dh)	DSP6RMIX_Input_3_ Volume	0	0	0	0	0	0	0	0	DSP6RMIX_VOL3 [6:0] 0	0080h
R3086 (C0Eh)	DSP6RMIX_Input_4_ Source	DSP6RMI X_STS4	0	0	0	0	0	0	0	DSP6RMIX_SRC4 [7:0]	0000h
R3087 (C0Fh)	DSP6RMIX_Input_4_ Volume	0	0	0	0	0	0	0	0	DSP6RMIX_VOL4 [6:0] 0	0080h
R3088 (C10h)	DSP6AUX1MIX_Input_ 1_Source	DSP6AUX 1_STS	0	0	0	0	0	0	0	DSP6AUX1_SRC [7:0]	0000h
R3096 (C18h)	DSP6AUX2MIX_Input_ 1_Source	DSP6AUX 2_STS	0	0	0	0	0	0	0	DSP6AUX2_SRC [7:0]	0000h
R3104 (C20h)	DSP6AUX3MIX_Input_ 1_Source	DSP6AUX 3_STS	0	0	0	0	0	0	0	DSP6AUX3_SRC [7:0]	0000h
R3112 (C28h)	DSP6AUX4MIX_Input_ 1_Source	DSP6AUX 4_STS	0	0	0	0	0	0	0	DSP6AUX4_SRC [7:0]	0000h



Register	Name	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R3120 (C30h)	DSP6AUX5MIX_Input_ 1_Source	DSP6AUX 5_STS	0	0	0	0	0	0	0				DSP6AUX	5_SRC [7:0]			0000h
R3128 (C38h)	DSP6AUX6MIX_Input_ 1_Source	DSP6AUX 6_STS	0	0	0	0	0	0	0				DSP6AUX	6_SRC [7:0]			0000h
R3136 (C40h)	DSP7LMIX_Input_1_ Source	DSP7LMIX _STS1	0	0	0	0	0	0	0				DSP7LMIX	_SRC1 [7:0)]			0000h
R3137 (C41h)	DSP7LMIX_Input_1_ Volume	0	0	0	0	0	0	0	0			DSP	7LMIX_VOL	.1 [6:0]			0	0080h
R3138 (C42h)	DSP7LMIX_Input_2_ Source	DSP7LMIX _STS2	0	0	0	0	0	0	0				DSP7LMIX	_SRC2 [7:0)]			0000h
R3139 (C43h)	DSP7LMIX_Input_2_ Volume	0	0	0	0	0	0	0	0			DSP	7LMIX_VOL	.2 [6:0]			0	0080h
R3140 (C44h)	DSP7LMIX_Input_3_ Source	DSP7LMIX _STS3	0	0	0	0	0	0	0				DSP7LMIX	_SRC3 [7:0)]		I	0000h
R3141 (C45h)	DSP7LMIX_Input_3_ Volume	0	0	0	0	0	0	0	0			DSP	7LMIX_VOL	.3 [6:0]			0	0080h
R3142 (C46h)	DSP7LMIX_Input_4_ Source	DSP7LMIX _STS4	0	0	0	0	0	0	0				DSP7LMIX	_SRC4 [7:0)]		I	0000h
R3143 (C47h)	DSP7LMIX_Input_4_ Volume	0	0	0	0	0	0	0	0			DSP	7LMIX_VOL	4 [6:0]			0	0080h
R3144 (C48h)	DSP7RMIX_Input_1_ Source	DSP7RMI X_STS1	0	0	0	0	0	0	0				DSP7RMIX	_SRC1 [7:0)]		I .	0000h
R3145 (C49h)	DSP7RMIX_Input_1_ Volume	0	0	0	0	0	0	0	0			DSP	RMIX_VOL	_1 [6:0]			0	0080h
R3146 (C4Ah)	DSP7RMIX_Input_2_ Source	DSP7RMI X STS2	0	0	0	0	0	0	0				DSP7RMIX	_SRC2 [7:0)]			0000h
R3147 (C4Bh)	DSP7RMIX_Input_2_ Volume	0	0	0	0	0	0	0	0			DSP	RMIX_VOL	2 [6:0]			0	0080h
R3148 (C4Ch)	DSP7RMIX_Input_3_ Source	DSP7RMI X_STS3	0	0	0	0	0	0	0				DSP7RMIX	_SRC3 [7:0)]		I .	0000h
R3149 (C4Dh)	DSP7RMIX_Input_3_ Volume	0	0	0	0	0	0	0	0			DSP	RMIX_VOL	3 [6:0]			0	0080h
R3150 (C4Eh)	DSP7RMIX_Input_4_ Source	DSP7RMI X_STS4	0	0	0	0	0	0	0				DSP7RMIX	_SRC4 [7:0)]		<u> </u>	0000h
R3151 (C4Fh)	DSP7RMIX_Input_4_ Volume	0	0	0	0	0	0	0	0			DSP	RMIX_VOL	4 [6:0]			0	0080h
R3152 (C50h)	DSP7AUX1MIX_Input_ 1 Source	DSP7AUX 1_STS	0	0	0	0	0	0	0				DSP7AUX	1_SRC [7:0]		I .	0000h
R3160 (C58h)	DSP7AUX2MIX_Input_ 1 Source	DSP7AUX 2_STS	0	0	0	0	0	0	0				DSP7AUX	2_SRC [7:0]			0000h
R3168 (C60h)	DSP7AUX3MIX_Input_ 1 Source	DSP7AUX 3_STS	0	0	0	0	0	0	0				DSP7AUX	3_SRC [7:0]			0000h
R3176 (C68h)	DSP7AUX4MIX_Input_ 1 Source	DSP7AUX 4_STS	0	0	0	0	0	0	0				DSP7AUX	4_SRC [7:0]			0000h
R3184 (C70h)	DSP7AUX5MIX_Input_ 1 Source	DSP7AUX 5_STS	0	0	0	0	0	0	0				DSP7AUX	5_SRC [7:0]			0000h
R3192 (C78h)	DSP7AUX6MIX_Input_ 1 Source	DSP7AUX 6_STS	0	0	0	0	0	0	0				DSP7AUX	6_SRC [7:0]			0000h
R3520 (DC0h)	DFC1MIX_Input_1_ Source	DFC1_ STS	0	0	0	0	0	0	0				DFC1_S	SRC [7:0]				0000h
R3528 (DC8h)	DFC2MIX_Input_1_ Source	DFC2_ STS	0	0	0	0	0	0	0				DFC2_S	SRC [7:0]				0000h
R3536 (DD0h)	DFC3MIX_Input_1_ Source	DFC3_ STS	0	0	0	0	0	0	0				DFC3_S	SRC [7:0]				0000h
R3544 (DD8h)	DFC4MIX_Input_1_ Source	DFC4_ STS	0	0	0	0	0	0	0				DFC4_S	SRC [7:0]				0000h
R3552 (DE0h)	DFC5MIX_Input_1_ Source	DFC5_ STS	0	0	0	0	0	0	0				DFC5_S	SRC [7:0]				0000h
R3560 (DE8h)	DFC6MIX_Input_1_ Source	DFC6_ STS	0	0	0	0	0	0	0				DFC6_S	SRC [7:0]				0000h
R3568 (DF0h)	DFC7MIX_Input_1_ Source	DFC7_ STS	0	0	0	0	0	0	0				DFC7_S	SRC [7:0]				0000h
R3576 (DF8h)	DFC8MIX_Input_1_ Source	DFC8_ STS	0	0	0	0	0	0	0				DFC8_S	SRC [7:0]				0000h
R3584 (E00h)	FX_Ctrl1	0		FX_RA	TE [3:0]	I	0	0	0	0	0	0	0	0	0	0	0	0000h
R3585 (E01h)	FX_Ctrl2					FX_STS [11:0] 0 0 1 0										0002h		
R3600 (E10h)	EQ1_1		EQ.	I_B1_GAIN	[4:0]			EQ1	_B2_GAIN	[4:0]			EQ	1_B3_GAIN	[4:0]		EQ1_ENA	6318h
R3601 (E11h)	EQ1_2		EQ′	I_B4_GAIN	[4:0]			EQ1	_B5_GAIN	[4:0]		0	0	0	0	0	EQ1_B1_ MODE	6300h
R3602 (E12h)	EQ1_3								EQ1_B1	_A [15:0]			•	•	•		u.	0FC8h
R3603 (E13h)	EQ1_4								EQ1_B1	_B [15:0]								03FEh



Register	Name	15 14 13 12 11	10 9 8 7 6	5	4 3	2	1 0	Default
R3604 (E14h)	EQ1_5		EQ1_B1_PG [15:0]					00E0h
R3605 (E15h)	EQ1_6		EQ1_B2_A [15:0]					1EC4h
R3606 (E16h)	EQ1_7		EQ1_B2_B [15:0]					F136h
R3607 (E17h)	EQ1_8		EQ1_B2_C [15:0]					0409h
R3608 (E18h)	EQ1_9		EQ1_B2_PG [15:0]					04CCh
R3609 (E19h)	EQ1_10		EQ1_B3_A [15:0]					1C9Bh
	EQ1_11		EQ1_B3_B [15:0]					F337h
R3611 (E1Bh)	EQ1_12		EQ1_B3_C [15:0]					040Bh
R3612 (E1Ch)	EQ1_13		EQ1_B3_PG [15:0]					0CBBh
R3613 (E1Dh)	EQ1_14		EQ1_B4_A [15:0]					16F8h
R3614	EQ1_15		EQ1_B4_B [15:0]					F7D9h
(E1Eh) R3615 (E1Fh)	EQ1_16		EQ1_B4_C [15:0]					040Ah
R3616	EQ1_17		EQ1_B4_PG [15:0]					1F14h
(E20h) R3617	EQ1_18		EQ1_B5_A [15:0]					058Ch
(E21h) R3618	EQ1_19		EQ1_B5_B [15:0]					0563h
(E22h) R3619	EQ1_20		EQ1_B5_PG [15:0]					4000h
(E23h) R3620	EQ1_21		EQ1_B1_C [15:0]					0B75h
(E24h) R3622	EQ2_1	EQ2_B1_GAIN [4:0]	EQ2_B2_GAIN [4:0]		EQ2_B3_GA	IN [4:0]	EQ2_ENA	6318h
(E26h) R3623	EQ2_2	EQ2_B4_GAIN [4:0]	EQ2_B5_GAIN [4:0]	0	0 0	0	0 EQ2_B1_ MODE	6300h
(E27h) R3624	EQ2_3		EQ2_B1_A [15:0]				MODE	0FC8h
(E28h) R3625	EQ2_4		EQ2_B1_B [15:0]					03FEh
(E29h) R3626	EQ2_5		EQ2_B1_PG [15:0]					00E0h
(E2Ah) R3627	EQ2_6		EQ2_B2_A [15:0]					1EC4h
(E2Bh) R3628	EQ2_7		EQ2_B2_B [15:0]					F136h
(E2Ch) R3629	EQ2_8		EQ2_B2_C [15:0]					0409h
(E2Dh) R3630	EQ2_9		EQ2_B2_PG [15:0]					04CCh
(E2Eh) R3631	= EQ2_10		EQ2_B3_A [15:0]					1C9Bh
(E2Fh) R3632	EQ2_11		EQ2_B3_B [15:0]					F337h
(E30h) R3633	EQ2_12		EQ2_B3_C [15:0]					040Bh
(E31h) R3634	EQ2_13		EQ2_B3_PG [15:0]					0CBBh
(E32h) R3635	EQ2_14		EQ2_B4_A [15:0]					16F8h
(E33h) R3636	EQ2_15		EQ2_B4_B [15:0]					F7D9h
(E34h) R3637	EQ2_16		EQ2_B4_C [15:0]					040Ah
(E35h) R3638	EQ2_10 EQ2_17		EQ2_B4_PG [15:0]					1F14h
(E36h) R3639			EQ2_B5_A [15:0]					058Ch
(E37h)	EQ2_18							
R3640 (E38h)	EQ2_19		EQ2_B5_B [15:0]					0563h
R3641 (E39h)	EQ2_20		EQ2_B5_PG [15:0]					4000h
R3642 (E3Ah)	EQ2_21		EQ2_B1_C [15:0]					0B75h



D2044	Name	15 14 13 12 11	10 9 8 7 6	5	4	3	2	1	0	Default
R3644 (E3Ch)	EQ3_1	EQ3_B1_GAIN [4:0]	EQ3_B2_GAIN [4:0]		EQ	3_B3_GAI	IN [4:0]	E	EQ3_ENA	6318h
R3645 (E3Dh)	EQ3_2	EQ3_B4_GAIN [4:0]	EQ3_B5_GAIN [4:0]	0	0	0	0	0	EQ3_B1_ MODE	6300h
R3646 (E3Eh)	EQ3_3		EQ3_B1_A [15:0]				·			0FC8h
R3647 (E3Fh)	EQ3_4		EQ3_B1_B [15:0]							03FEh
	EQ3_5		EQ3_B1_PG [15:0]							00E0h
	EQ3_6		EQ3_B2_A [15:0]							1EC4h
	EQ3_7		EQ3_B2_B [15:0]							F136h
	EQ3_8		EQ3_B2_C [15:0]							0409h
R3652 (E44h)	EQ3_9		EQ3_B2_PG [15:0]							04CCh
	EQ3_10		EQ3_B3_A [15:0]							1C9Bh
	EQ3_11		EQ3_B3_B [15:0]							F337h
	EQ3_12		EQ3_B3_C [15:0]							040Bh
	EQ3_13		EQ3_B3_PG [15:0]							0CBBh
	EQ3_14		EQ3_B4_A [15:0]							16F8h
. ,	EQ3_15		EQ3_B4_B [15:0]							F7D9h
	EQ3_16		EQ3_B4_C [15:0]							040Ah
	EQ3_17		EQ3_B4_PG [15:0]							1F14h
	EQ3_18		EQ3_B5_A [15:0]							058Ch
	EQ3_19		EQ3_B5_B [15:0]							0563h
, ,	EQ3_20		EQ3_B5_PG [15:0]							4000h
	EQ3_21		EQ3_B1_C [15:0]							0B75h
	EQ4_1	EQ4_B1_GAIN [4:0]	EQ4_B2_GAIN [4:0]		EQ	4_B3_GAI	IN [4:0]	E	EQ4_ENA	6318h
	EQ4_2	EQ4_B4_GAIN [4:0]	EQ4_B5_GAIN [4:0]	0	0	0	0	0	EQ4_B1_ MODE	6300h
	EQ4_3		EQ4_B1_A [15:0]	I I		ı	1	1		0FC8h
	EQ4_4		EQ4_B1_B [15:0]							03FEh
,	EQ4_5		EQ4_B1_PG [15:0]							00E0h
	EQ4_6		EQ4_B2_A [15:0]							1EC4h
	EQ4_7		EQ4_B2_B [15:0]							F136h
	EQ4_8		EQ4_B2_C [15:0]							0409h
	EQ4_9		EQ4_B2_PG [15:0]							04CCh
	EQ4_10		EQ4_B3_A [15:0]							1C9Bh
	EQ4_11		EQ4_B3_B [15:0]							F337h
	EQ4_12		EQ4_B3_C [15:0]							040Bh
	EQ4_13		EQ4_B3_PG [15:0]							0CBBh
	EQ4_14		EQ4_B4_A [15:0]							16F8h
	EQ4_15		EQ4_B4_B [15:0]							F7D9h
	EQ4_16		EQ4_B4_C [15:0]							040Ah
(E61h)										



Register	Name	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R3683 (E63h)	EQ4_18						_		EQ4_B5	_A [15:0]								058Ch
R3684 (E64h)	EQ4_19								EQ4_B5	_B [15:0]								0563h
R3685 (E65h)	EQ4_20								EQ4_B5_	PG [15:0]								4000h
R3686 (E66h)	EQ4_21								EQ4_B1	_C [15:0]								0B75h
R3712 (E80h)	DRC1_ctrl1		DRC1_S	SIG_DET_R	MS [4:0]		DRC1_SI	G_DET_PK I:0]	DRC1_ NG_ENA	DRC1_ SIG_DET_	DRC1_ SIG_DET	DRC1_ KNEE2_	DRC1_QR	DRC1_ ANTICLIP	DRC1_ WSEQ_	DRC1L_ ENA	DRC1R_ ENA	0018h
, ,	DD04 -td0					DDO4	ATI/ (0.01			MODE	201/10-01	OP_ENĀ	DDO	1 MINIONIN	SIG_DET_ ENA	DDO4 MA	VOAINI M-OI	00001
R3713 (E81h)	DRC1_ctrl2	0	0	0		_	ATK [3:0]	Inna: on		DRC1_E				1_MINGAIN		_	XGAIN [1:0]	0933h
R3714 (E82h)	DRC1_ctrl3			MINGAIN [3:			5_EXP [1:0]	DRC1_QR				DRC	1_HI_COM			_LO_COM	P [2:0]	0018h
R3715 (E83h)	DRC1_ctrl4	0	0	0	0	0				EE_IP [5:0]					I_KNEE_OI			0000h
R3716 (E84h)	DRC1_ctrl5	0	0	0	0	0	0		DRC	1_KNEE2_II	P [4:0]				_KNEE2_O	P [4:0]		0000h
R3720 (E88h)	DRC2_ctrl1		DRC2_S	SIG_DET_R	MS [4:0]			G_DET_PK I:0]	DRC2_ NG_ENA	DRC2_ SIG_DET_ MODE	DRC2_ SIG_DET	DRC2_ KNEE2_ OP_ENA	DRC2_QR	DRC2_ ANTICLIP	0	DRC2L_ ENA	DRC2R_ ENA	0018h
R3721 (E89h)	DRC2_ctrl2	0	0	0		DRC2_	ATK [3:0]			DRC2_0	OCY [3:0]		DRC	2_MINGAIN	[2:0]	DRC2_MA	XGAIN [1:0]	0933h
R3722 (E8Ah)	DRC2_ctrl3	D	RC2_NG_N	MINGAIN [3:	0]	DRC2_NO	G_EXP [1:0]	DRC2_QR	THR [1:0]	DRC2_QR	_DCY [1:0]	DRC	2_HI_COM	P [2:0]	DRC2	LO_COM	P [2:0]	0018h
R3723 (E8Bh)	DRC2_ctrl4	0	0	0	0	0			DRC2_KN	EE_IP [5:0]		I		DRC2	KNEE_O	P [4:0]		0000h
R3724 (E8Ch)	DRC2_ctrl5	0	0	0	0	0	0		DRC	2_KNEE2_II	P [4:0]			DRC2	_KNEE2_O	P [4:0]		0000h
R3776 (EC0h)	HPLPF1_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	LHPF1_ MODE	LHPF1_ ENA	0000h
R3777 (EC1h)	HPLPF1_2		1	1				1	LHPF1_C0	DEFF [15:0]	<u>I</u>	1	1	1	<u>I</u>	<u>I</u>	I	0000h
R3780 (EC4h)	HPLPF2_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	LHPF2_ MODE	LHPF2_ ENA	0000h
R3781 (EC5h)	HPLPF2_2					1		1	LHPF2_C0	DEFF [15:0]		ı	1				ı	0000h
R3784 (EC8h)	HPLPF3_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	LHPF3_ MODE	LHPF3_ ENA	0000h
R3785 (EC9h)	HPLPF3_2								LHPF3_C0	DEFF [15:0]								0000h
R3788 (ECCh)	HPLPF4_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	LHPF4_ MODE	LHPF4_ ENA	0000h
R3789 (ECDh)	HPLPF4_2								LHPF4_C0	DEFF [15:0]	I	I	1		I	I	ı	0000h
R3792 (ED0h)	ASRC2_ENABLE	0	0	0	0	0	0	0	0	0	0	0	0	ASRC2_ IN2L_ENA	ASRC2_ IN2R_ENA	ASRC2_ IN1L_ENA	ASRC2_ IN1R_ENA	0000h
R3793 (ED1h)	ASRC2_STATUS	0	0	0	0	0	0	0	0	0	0	0	0	ASRC2_ IN2L_ ENA STS	ASRC2_ IN2R_ ENA_STS	ASRC2_ IN1L_ ENA STS	ASRC2_ IN1R_ ENA_STS	0000h
R3794 (ED2h)	ASRC2_RATE1	0		ASRC2_R	ATE1 [3:0]		0	0	0	0	0	0	0	0	0	0	0	0000h
R3795 (ED3h)	ASRC2_RATE2	0		ASRC2_R	ATE2 [3:0]		0	0	0	0	0	0	0	0	0	0	0	4000h
R3808 (EE0h)	ASRC1_ENABLE	0	0	0	0	0	0	0	0	0	0	0	0	ASRC1_ IN2L_ENA	ASRC1_ IN2R_ENA	ASRC1_ IN1L_ENA	ASRC1_ IN1R_ENA	0000h
R3809 (EE1h)	ASRC1_STATUS	0	0	0	0	0	0	0	0	0	0	0	0	ASRC1_ IN2L	ASRC1_ IN2R_ ENA_STS	ASRC1_ IN1L	ASRC1_ IN1R	0000h
R3810 (EE2h)	ASRC1_RATE1	0		ASRC1_R	ATE1 [3:0]	1	0	0	0	0	0	0	0	0	0	0	0	0000h
R3811 (EE3h)	ASRC1_RATE2	0		ASRC1_R	ATE2 [3:0]		0	0	0	0	0	0	0	0	0	0	0	4000h
R3824 (EF0h)	ISRC1_CTRL_1	0		ISRC1_F	SH [3:0]		0	0	0	0	0	0	0	0	0	0	0	0000h
R3825 (EF1h)	ISRC1_CTRL_2	0		ISRC1_F	SL [3:0]		0	0	0	0	0	0	0	0	0	0	1	0001h
R3826 (EF2h)	ISRC1_CTRL_3	ISRC1_ INT1_ENA	ISRC1_ INT2_ENA	ISRC1_ INT3_ENA	ISRC1_ INT4_ENA	0	0	ISRC1_ DEC1_ ENA	ISRC1_ DEC2_ ENA	ISRC1_ DEC3_ ENA	ISRC1_ DEC4_ ENA	0	0	0	0	0	0	0000h
R3827 (EF3h)	ISRC2_CTRL_1	0		ISRC2_F	SH [3:0]	l .	0	0	0	0	0	0	0	0	0	0	0	0000h
R3828 (EF4h)	ISRC2_CTRL_2	0		ISRC2_F	SL [3:0]		0	0	0	0	0	0	0	0	0	0	1	0001h
R3829 (EF5h)	ISRC2_CTRL_3	ISRC2_ INT1_ENA	ISRC2_ INT2_ENA	ISRC2_ INT3_ENA	ISRC2_ INT4_ENA	. 0	0	ISRC2_ DEC1_ ENA	ISRC2_ DEC2_ ENA	ISRC2_ DEC3_ ENA	ISRC2_ DEC4_ ENA	0	0	0	0	0	0	0000h
R3830 (EF6h)	ISRC3_CTRL_1	0		ISRC3_F	SH [3:0]	1	0	0	0	0	0	0	0	0	0	0	0	0000h



Register	Name	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R3831	ISRC3_CTRL_2	0			FSL [3:0]		0	0	0	0	0	0	0	0	0	0	1	0001h
(EF7h) R3832 (EF8h)	ISRC3_CTRL_3	ISRC3_ INT1_ENA	ISRC3_ INT2_ENA	0	0	0	0	ISRC3_ DEC1_ ENA	ISRC3_ DEC2_ ENA	0	0	0	0	0	0	0	0	0000h
R3833 (EF9h)	ISRC4_CTRL_1	0		ISRC4_F	FSH [3:0]	I	0	0	0	0	0	0	0	0	0	0	0	0000h
R3834 (EFAh)	ISRC4_CTRL_2	0		ISRC4_I	FSL [3:0]		0	0	0	0	0	0	0	0	0	0	1	0001h
R3835 (EFBh)	ISRC4_CTRL_3	ISRC4_ INT1_ENA	ISRC4_ INT2_ENA	0	0	0	0	ISRC4_ DEC1_ ENA	ISRC4_ DEC2_ ENA	0	0	0	0	0	0	0	0	0000h
R3840 (F00h)	Clock_Control	0	0	0	0	0	0	0	0	EXT_NG_ SEL_CLR	EXT_NG_ SEL_SET	CLK_R_ ENA_CLR	CLK_R_ ENA_SET	CLK_NG_ ENA_CLR	CLK_NG ENA_SE	CLK_L_ ENA_CLR	CLK_L_ R ENA_SET	0000h
R3841 (F01h)	ANC_SRC	0	0	0	0	0	0	0	0	0	IN_R	XANCR_SE	L [2:0]	0	IN_F	XANCL_SE	EL [2:0]	0000h
R3842 (F02h)	DSP_status	0	0	0	0	0	0	0	0	0	0	0	0	0	1	OSP_STS [2	2:0]	0000h
R3848 (F08h)	CIC_shift_coeff	0	0	0	0	0	0	0	0	0	0			CIC_SI	HFT [5:0]			001Ch
R3849 (F09h)	CIC_R_coeff							C	IC_COUNT	L Γ_LOAD [15	5:0]	1						0000h
R3851 (F0Bh)	WF_shift_coeff	0	0	0	0	0	0	0	0	0	0	0	0	0	V	VF_SHIFT [2	2:0]	0000h
R3852 (F0Ch)	NG_attack_shift	0	0	0	0	0	0	0	0	0	0	0		NG_A	TTACK_SH	IFT [4:0]		0000h
R3853 (F0Dh)	NG_decay_shift	0	0	0	0	0	0	0	0	0	0	0		NG_D	ECAY_SH	FT [4:0]		0000h
R3854 (F0Eh)	NG_threshold_index	0	0	0	0	0	0	0	0	0	0	0		NG_TH	IRESH_INI	DEX [4:0]		0000h
R3855 (F0Fh)	NG_slope_select	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	NG_ SLOPE_	0000h
R3856 (F10h)	NG_control	0	0	0	0	0	0	0	0	0	0	0	0	0	0	NOISE_ GATE_	SEL NOISE_ GATE_ BYPASS_	0000h
	MC Internal Cain	0	0	0	0	0	0	0				INT	NC CAIN	10-01		BYPASS_ CLR	BYPASS_ SET	0000h
R3857 (F11h)	NG_Internal_Gain												NG_GAIN					0000h
R3858 (F12h)	NG_External_Gain	0	0	0	0	0	0	0		F01	- FOI		_NG_GAIN		F01	T 501	L FOI	0000h
R3861 (F15h)	FCL_Filter_control	0	0	0	0	0	0	0	0	FCL_ SLIM_ ENA_CLF	FCL_ SLIM_ ENA_SET	FCL_ LIMITER_ HPLP_ ENA_CLR	FCL_ LIMITER_ HPLP_ ENA_SET	FCL_ LIMITER_ BYPASS_ CLR	FCL_ LIMITER_ BYPASS_ SET	FCL_ FILTER_ ENA_CLR	FCL FILTER ENA_SET	0000h
R3863 (F17h)	FCL_ADC_reformatter_ control	0	0	0	0	0	0	0	0	0	0	0	0		C_MODE_ [1:0]	0	0	0004h
R3864 (F18h)	FCL_NC_CIC_shift_ coeff	0	0	0	0	0	0	0	0	0	0	0		FCL_N	IC_CIC_SH	IIFT [4:0]	!	0004h
R3865 (F19h)	FCL_NC_CIC_load_ coeff	0	0	0	0	0	0	0	0	0	0	0		FCL_NC_C	CCCOUN	Γ_LOAD [4:	0]	0002h
R3866 (F1Ah)	FCL_HPF_coeff	0	0	0	0	0	0	0		FCL_HPF	SHIFT [3:0			FCL	_HPF_MU	L [4:0]		0000h
R3867 (F1Bh)	FCL_CAL_GAIN_Coeff_ 1	0	0	0	0	0	0	0	0	0	0	0		FCL_CA	L_GAIN_S	HIFT [4:0]		0010h
R3868 (F1Ch)	FCL_CAL_GAIN_Coeff_ 2	0	0	0	0	0	0	0	0	0	0		F	CL_CAL_G	AIN_MUL [5:0]		0000h
R3869 (F1Dh)	FCL_IIR_Gain_Coeff	0	0	0	0	0	0	0	0	0	0	0	0	F	CL_IIR_GA	IN_SHIFT [3:0]	0000h
R3870 (F1Eh)	FCL_Gain_Update	0	0	0	0	0	0	0	0	0	0	0	0	0	0	FCL_IIR_ GAIN_ UPDATE	FCL_CAL_ GAIN_ UPDATE	0000h
R3871 (F1Fh)	FCL_Mask_Register_1	0	0	0	0	0	0	0	0	0	0	0	0		FCL_MAS	K_CAL [3:0)]	0000h
R3872 (F20h)	FCL_Mask_Register_2	0	0	0	0	0	0	0	0	0	0	0	0		FCL_MA	SK_IIR [3:0]	l	0000h
R3873 (F21h)	FCL_Mask_Register_3	0	0	0	0	0	0	0	0	0	0	0	0		FCL_MAS	SK_LFL [3:0]]	0000h
R3876 (F24h)	FCL_IIR_PF_1	0	0	0	0	0	0	0			•	FCL	IIR_PF_BI	P [8:0]				0000h
R3877 (F25h)	FCL_IIR_PF_2	0	0	0	0	0	0	0	0	0	0			FCL_IIR_F	F_BPS [5:0	0]		0000h
R3880 (F28h)	FCL_IIR_PF4_1_1	0	0	0	0	0	0	0		1	1	FCL_	IIR_PF4_B	1 [8:0]				0000h
R3881 (F29h)	FCL_IIR_PF4_1_2	0	0	0	0	0	0	0	0	0	0			FCL_IIR_P	F4_BS1 [5:	0]		0000h
R3883 (F2Bh)	FCL_IIR_PF4_2_1	0	0	0	0	0	0	0		1	1	FCL_	IIR_PF4_B	0 [8:0]				0000h
R3884 (F2Ch)	FCL_IIR_PF4_2_2	0	0	0	0	0	0	0	0	0	0			FCL_IIR_P	F4_BS0 [5:	0]		0000h
(. 20)	1	1	1		l	l	l	1	I	1	1	1						



Register	Name	15	14	13	12	11	10	9	8	7	6	5 4 3 2 1 0	Default
R3885 (F2Dh)	FCL_IIR_PF4_3_1	0	0	0	0	0	0	0	0			FCL_IIR_PF4_H1 [7:0]	0000h
R3886 (F2Eh)	FCL_IIR_PF4_3_2	0	0	0	0	0	0	0	0	0	0	FCL_IIR_PF4_HS1 [5:0]	0000h
R3887 (F2Fh)	FCL_IIR_PF4_4_1	0	0	0	0	0	0	0	0		1	FCL_IIR_PF4_H0 [7:0]	0000h
R3888 (F30h)	FCL_IIR_PF4_4_2	0	0	0	0	0	0	0	0	0	0	FCL_IIR_PF4_HS0 [5:0]	0000h
R3890 (F32h)	FCL_IIR_PF3_1_1	0	0	0	0	0	0	0			I	FCL_IIR_PF3_B1 [8:0]	0000h
R3891 (F33h)	FCL_IIR_PF3_1_2	0	0	0	0	0	0	0	0	0	0	FCL_IIR_PF3_BS1 [5:0]	0000h
R3893 (F35h)	FCL_IIR_PF3_2_1	0	0	0	0	0	0	0			1	FCL_IIR_PF3_B0 [8:0]	0000h
R3894 (F36h)	FCL_IIR_PF3_2_2	0	0	0	0	0	0	0	0	0	0	FCL_IIR_PF3_BS0 [5:0]	0000h
R3895 (F37h)	FCL_IIR_PF3_3_1	0	0	0	0	0	0	0	0		I	FCL_IIR_PF3_H1 [7:0]	0000h
R3896 (F38h)	FCL_IIR_PF3_3_2	0	0	0	0	0	0	0	0	0	0	FCL_IIR_PF3_HS1 [5:0]	0000h
R3897 (F39h)	FCL_IIR_PF3_4_1	0	0	0	0	0	0	0	0		1	FCL_IIR_PF3_H0 [7:0]	0000h
R3898 (F3Ah)	FCL_IIR_PF3_4_2	0	0	0	0	0	0	0	0	0	0	FCL_IIR_PF3_HS0 [5:0]	0000h
R3900 (F3Ch)	FCL_IIR_PF2_1_1	0	0	0	0	0	0	0			I	FCL_IIR_PF2_B1 [8:0]	0000h
R3901 (F3Dh)	FCL_IIR_PF2_1_2	0	0	0	0	0	0	0	0	0	0	FCL_IIR_PF2_BS1 [5:0]	0000h
R3903 (F3Fh)	FCL_IIR_PF2_2_1	0	0	0	0	0	0	0			1	FCL_IIR_PF2_B0 [8:0]	0000h
R3904 (F40h)	FCL_IIR_PF2_2_2	0	0	0	0	0	0	0	0	0	0	FCL_IIR_PF2_BS0 [5:0]	0000h
R3905 (F41h)	FCL_IIR_PF2_3_1	0	0	0	0	0	0	0	0		I	FCL_IIR_PF2_H1 [7:0]	0000h
R3906 (F42h)	FCL_IIR_PF2_3_2	0	0	0	0	0	0	0	0	0	0	FCL_IIR_PF2_HS1 [5:0]	0000h
R3907 (F43h)	FCL_IIR_PF2_4_1	0	0	0	0	0	0	0	0		1	FCL_IIR_PF2_H0 [7:0]	0000h
R3908 (F44h)	FCL_IIR_PF2_4_2	0	0	0	0	0	0	0	0	0	0	FCL_IIR_PF2_HS0 [5:0]	0000h
R3910 (F46h)	FCL_IIR_PF1_1_1	0	0	0	0	0	0	0			I	FCL_IIR_PF1_B1 [8:0]	0000h
R3911 (F47h)	FCL_IIR_PF1_1_2	0	0	0	0	0	0	0	0	0	0	FCL_IIR_PF1_BS1 [5:0]	0000h
R3913 (F49h)	FCL_IIR_PF1_2_1	0	0	0	0	0	0	0			1	FCL_IIR_PF1_B0 [8:0]	0000h
R3914 (F4Ah)	FCL_IIR_PF1_2_2	0	0	0	0	0	0	0	0	0	0	FCL_IIR_PF1_BS0 [5:0]	0000h
R3915 (F4Bh)	FCL_IIR_PF1_3_1	0	0	0	0	0	0	0	0		I	FCL_IIR_PF1_H1 [7:0]	0000h
R3916 (F4Ch)	FCL_IIR_PF1_3_2	0	0	0	0	0	0	0	0	0	0	FCL_IIR_PF1_HS1 [5:0]	0000h
R3917 (F4Dh)	FCL_IIR_PF1_4_1	0	0	0	0	0	0	0	0		1	FCL_IIR_PF1_H0 [7:0]	0000h
R3918 (F4Eh)	FCL_IIR_PF1_4_2	0	0	0	0	0	0	0	0	0	0	FCL_IIR_PF1_HS0 [5:0]	0000h
R3920 (F50h)	FCL_IIR_PF0_1_1	0	0	0	0	0	0	0			I	FCL_IIR_PF0_B1 [8:0]	0000h
R3921 (F51h)	FCL_IIR_PF0_1_2	0	0	0	0	0	0	0	0	0	0	FCL_IIR_PF0_BS1 [5:0]	0000h
R3923 (F53h)	FCL_IIR_PF0_2_1	0	0	0	0	0	0	0			1	FCL_IIR_PF0_B0 [8:0]	0000h
R3924 (F54h)	FCL_IIR_PF0_2_2	0	0	0	0	0	0	0	0	0	0	FCL_IIR_PF0_BS0 [5:0]	0000h
R3925 (F55h)	FCL_IIR_PF0_3_1	0	0	0	0	0	0	0	0			FCL_IIR_PF0_H1 [7:0]	0000h
R3926 (F56h)	FCL_IIR_PF0_3_2	0	0	0	0	0	0	0	0	0	0	FCL_IIR_PF0_HS1 [5:0]	0000h
R3927 (F57h)	FCL_IIR_PF0_4_1	0	0	0	0	0	0	0	0			FCL_IIR_PF0_H0 [7:0]	0000h
R3928 (F58h)	FCL_IIR_PF0_4_2	0	0	0	0	0	0	0	0	0	0	FCL_IIR_PF0_HS0 [5:0]	0000h
R3931 (F5Bh)	FCL_FB_MASK_1	0	0	0	0	0	0	0	0	0	0	0 FCL_IIR_PF_ENA [4:0]	0000h
R3932 (F5Ch)	FCL_FB_MASK_2	0	0	0	0	0	0	0	0			FCL_IIR_FB_MASK [7:0]	0000h



Register	Name	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1 0	Default
R3935 (F5Fh)	FCL_LFL_HP_LP_config	0	0	0	0	0	0	0	0	FCL_LF	L_HP_LP_(COEFF_SH	IFT [3:0]	0	FCL_LFL_HP_LP_COEFF_MUL [2:0]	0000h
R3936 (F60h)	FCL_LFL_HP_config	0	0	0	0	0	0	0	0	FCL_I	_FL_HP_CC	DEFF_SHIF	T [3:0]	0	FCL_LFL_HP_COEFF_MUL [2:0]	0000h
R3937 (F61h)	FCL_LFL_LP_config	0	0	0	0	0	0	0	0	FCL_I	LFL_LP_CC	EFF_SHIF	T [3:0]	0	FCL_LFL_LP_COEFF_MUL [2:0]	0000h
R3938 (F62h)	FCL_LFL_threshold_1	0	0	0	0	0	0	0	0			FC	L_LFL_THI	RESHOLD ([7:0]	0000h
R3939 (F63h)	FCL_LFL_threshold_2	0	0	0	0	0	0	0	0				FCL_LFL	_GAIN [7:0]		0000h
R3940 (F64h)	FCL_LFL_debug	0	0	0	0	0	0	0	0	0	0	FCL_T_ LFL_LP_ MOFFSET _BYP	FCL_T_ LFL_LP_ SOFFSET _BYP	FCL_T_ LFL_HP_ MOFFSET _BYP	FCL T FCL T FCL T LFL HP LFL HP LFL HP LFL HP LFL HP LFL HP LP LFL HP LF	0000h
R3941 (F65h)	FCL_SLIM_Linear_ Region	0	0	0	0	0	0	0	0			F	CL_SLIM_	LINEAR [7:	O]	0000h
R3942 (F66h)	FCL_SLIM_Node_0	0	0	0	0	0	0	0	0			F	CL_SLIM_	NODE0 [7:	0]	0000h
R3943 (F67h)	FCL_SLIM_Node_1	0	0	0	0	0	0	0	0			F	CL_SLIM_	NODE1 [7:	0]	0000h
R3944 (F68h)	FCL_SLIM_Node_2	0	0	0	0	0	0	0	0			F	CL_SLIM_	NODE2 [7:	0]	0000h
R3945 (F69h)	FCL_SLIM_Node_3	0	0	0	0	0	0	0	0			F	CL_SLIM_	NODE3 [7:	0]	0000h
R3953 (F71h)	FCR_Filter_control	0	0	0	0	0	0	0	0	FCR_ SLIM_ ENA_CLR	FCR_ SLIM_ ENA_SET	FCR_ LIMITER_ HPLP_ ENA_CLR	FCR_ LIMITER_ HPLP_ ENA_SET	FCR_ LIMITER_ BYPASS_ CLR	FCR FCR_ FCR_ LIMITER_ FILTER_ FILTER_ BYPASS_ ENA_CLR ENA_SET SET	0000h
R3955 (F73h)	FCR_ADC_reformatter_ control	0	0	0	0	0	0	0	0	0	0	0	0		C_MODE_	0004h
R3956 (F74h)	FCR_NC_CIC_shift_ coeff	0	0	0	0	0	0	0	0	0	0	0		FCR_N	IC_CIC_SHIFT [4:0]	0004h
R3957 (F75h)	FCR_NC_CIC_load_ coeff	0	0	0	0	0	0	0	0 0 0 0 FCR_NC_CIC_COUNT_LOAD [4:0]					0002h		
R3958 (F76h)	FCR_HPF_coeff	0	0	0	0	0	0	0		FCR_HPF_	SHIFT [3:0]			FCR	R_HPF_MUL [4:0]	0000h
R3959 (F77h)	FCR_CAL_GAIN_Coeff_ 1	0	0	0	0	0	0	0	0	0	0	0		FCR_CA	AL_GAIN_SHIFT [4:0]	0010h
R3960 (F78h)	FCR_CAL_GAIN_Coeff_ 2	0	0	0	0	0	0	0	0	0	0		F	CR_CAL_G	AIN_MUL [5:0]	0000h
R3961 (F79h)	FCR_IIR_Gain_Coeff	0	0	0	0	0	0	0	0	0	0	0	0	FC	CR_IIR_GAIN_SHIFT [3:0]	0000h
R3962 (F7Ah)	FCR_Gain_Update	0	0	0	0	0	0	0	0	0	0	0	0	0	0 FCR_IIR_ FCR_ GAĪN CAL UPDATE GAIN UPDATE	0000h
R3963 (F7Bh)	FCR_Mask_Register_1	0	0	0	0	0	0	0	0	0	0	0	0		FCR_MASK_CAL [3:0]	0000h
R3964 (F7Ch)	FCR_Mask_Register_2	0	0	0	0	0	0	0	0	0	0	0	0		FCR_MASK_IIR [3:0]	0000h
R3965 (F7Dh)	FCR_Mask_Register_3	0	0	0	0	0	0	0	0	0	0	0	0		FCR_MASK_LFL [3:0]	0000h
R3968 (F80h)	FCR_IIR_PF_1	0	0	0	0	0	0	0				FCR_	_IIR_PF_BI	P [8:0]		0000h
R3969 (F81h)	FCR_IIR_PF_2	0	0	0	0	0	0	0	0	0	0			FCR_IIR_F	PF_BPS [5:0]	0000h
R3972 (F84h)	FCR_IIR_PF4_1_1	0	0	0	0	0	0	0		•		FCR_	IIR_PF4_E	1 [8:0]		0000h
R3973 (F85h)	FCR_IIR_PF4_1_2	0	0	0	0	0	0	0	0	0	0			FCR_IIR_P	F4_BS1 [5:0]	0000h
R3975 (F87h)	FCR_IIR_PF4_2_1	0	0	0	0	0	0	0		1	1	FCR_	IIR_PF4_E	0 [8:0]		0000h
R3976 (F88h)	FCR_IIR_PF4_2_2	0	0	0	0	0	0	0	0	0	0			FCR_IIR_P	F4_BS0 [5:0]	0000h
R3977 (F89h)	FCR_IIR_PF4_3_1	0	0	0	0	0	0	0	0		1	<u> </u>	FCR_IIR_F	PF4_H1 [7:0)]	0000h
R3978 (F8Ah)	FCR_IIR_PF4_3_2	0	0	0	0	0	0	0	0 0 0 FCR_IIR_PF4_HS1 [5:0]						0000h	
R3979 (F8Bh)	FCR_IIR_PF4_4_1	0	0	0	0	0	0	0	0 FCR_IIR_PF4_H0 [7:0]						0000h	
R3980 (F8Ch)	FCR_IIR_PF4_4_2	0	0	0	0	0	0	0	0 0 0 FCR_IIR_PF4_HS0 [5:0]						0000h	
R3982 (F8Eh)	FCR_IIR_PF3_1_1	0	0	0	0	0	0	0		•		FCR_	IIR_PF3_E	1 [8:0]		0000h
R3983 (F8Fh)	FCR_IIR_PF3_1_2	0	0	0	0	0	0	0	0	0	0			FCR_IIR_P	F3_BS1 [5:0]	0000h
R3985 (F91h)	FCR_IIR_PF3_2_1	0	0	0	0	0	0	0			I	FCR_	IIR_PF3_E	0 [8:0]		0000h



Register	Name	15	14	13	12	11	10	9	8	7	6	5 4	3	2 1 0	Default
R3986 (F92h)	FCR_IIR_PF3_2_2	0	0	0	0	0	0	0	0	0	0		FCR_IIR_I	PF3_BS0 [5:0]	0000h
R3987 (F93h)	FCR_IIR_PF3_3_1	0	0	0	0	0	0	0	0			FCR_I	IR_PF3_H1 [7:	0]	0000h
R3988 (F94h)	FCR_IIR_PF3_3_2	0	0	0	0	0	0	0	0	0	0		FCR_IIR_I	PF3_HS1 [5:0]	0000h
R3989 (F95h)	FCR_IIR_PF3_4_1	0	0	0	0	0	0	0	0		!	FCR_	IR_PF3_H0 [7:	0]	0000h
R3990 (F96h)	FCR_IIR_PF3_4_2	0	0	0	0	0	0	0	0	0	0		FCR_IIR_I	PF3_HS0 [5:0]	0000h
R3992 (F98h)	FCR_IIR_PF2_1_1	0	0	0	0	0	0	0				FCR_IIR_PI	2_B1 [8:0]		0000h
R3993 (F99h)	FCR_IIR_PF2_1_2	0	0	0	0	0	0	0	0	0	0		FCR_IIR_I	PF2_BS1 [5:0]	0000h
R3995 (F9Bh)	FCR_IIR_PF2_2_1	0	0	0	0	0	0	0			1	FCR_IIR_PI	2_B0 [8:0]		0000h
R3996 (F9Ch)	FCR_IIR_PF2_2_2	0	0	0	0	0	0	0	0	0	0		FCR_IIR_	PF2_BS0 [5:0]	0000h
R3997 (F9Dh)	FCR_IIR_PF2_3_1	0	0	0	0	0	0	0	0			FCR_	IR_PF2_H1 [7:	0]	0000h
R3998 (F9Eh)	FCR_IIR_PF2_3_2	0	0	0	0	0	0	0	0	0	0		FCR_IIR_I	PF2_HS1 [5:0]	0000h
R3999 (F9Fh)	FCR_IIR_PF2_4_1	0	0	0	0	0	0	0	0			FCR_	IR_PF2_H0 [7:	0]	0000h
R4000 (FA0h)	FCR_IIR_PF2_4_2	0	0	0	0	0	0	0	0	0	0		FCR_IIR_I	PF2_HS0 [5:0]	0000h
R4002 (FA2h)	FCR_IIR_PF1_1_1	0	0	0	0	0	0	0				FCR_IIR_PI	1_B1 [8:0]		0000h
R4003 (FA3h)	FCR_IIR_PF1_1_2	0	0	0	0	0	0	0	0	0	0		FCR_IIR_I	PF1_BS1 [5:0]	0000h
R4005 (FA5h)	FCR_IIR_PF1_2_1	0	0	0	0	0	0	0				FCR_IIR_PI	1_B0 [8:0]		0000h
R4006 (FA6h)	FCR_IIR_PF1_2_2	0	0	0	0	0	0	0	0	0	0		FCR_IIR_I	PF1_BS0 [5:0]	0000h
R4007 (FA7h)	FCR_IIR_PF1_3_1	0	0	0	0	0	0	0	0			FCR_	IR_PF1_H1 [7:	0]	0000h
R4008 (FA8h)	FCR_IIR_PF1_3_2	0	0	0	0	0	0	0	0	0	0		FCR_IIR_I	PF1_HS1 [5:0]	0000h
R4009 (FA9h)	FCR_IIR_PF1_4_1	0	0	0	0	0	0	0	0			FCR_I	IR_PF1_H0 [7:	0]	0000h
R4010 (FAAh)	FCR_IIR_PF1_4_2	0	0	0	0	0	0	0	0	0	0		FCR_IIR_I	PF1_HS0 [5:0]	0000h
R4012 (FACh)	FCR_IIR_PF0_1_1	0	0	0	0	0	0	0				FCR_IIR_PI	O_B1 [8:0]		0000h
R4013 (FADh)	FCR_IIR_PF0_1_2	0	0	0	0	0	0	0	0	0	0		FCR_IIR_I	PF0_BS1 [5:0]	0000h
R4015 (FAFh)	FCR_IIR_PF0_2_1	0	0	0	0	0	0	0				FCR_IIR_PI	O_B0 [8:0]		0000h
R4016 (FB0h)	FCR_IIR_PF0_2_2	0	0	0	0	0	0	0	0	0	0		FCR_IIR_I	PF0_BS0 [5:0]	0000h
R4017 (FB1h)	FCR_IIR_PF0_3_1	0	0	0	0	0	0	0	0			FCR_	IR_PF0_H1 [7:	0]	0000h
R4018 (FB2h)	FCR_IIR_PF0_3_2	0	0	0	0	0	0	0	0	0	0		FCR_IIR_I	PF0_HS1 [5:0]	0000h
R4019 (FB3h)	FCR_IIR_PF0_4_1	0	0	0	0	0	0	0	0			FCR_	IR_PF0_H0 [7:	0]	0000h
R4020 (FB4h)	FCR_IIR_PF0_4_2	0	0	0	0	0	0	0	0	0	0		FCR_IIR_I	PF0_HS0 [5:0]	0000h
R4023 (FB7h)	FCR_FB_MASK_1	0	0	0	0	0	0	0	0	0	0	0	FCF	_IIR_PF_ENA [4:0]	0000h
R4024 (FB8h)	FCR_FB_MASK_2	0	0	0	0	0	0	0	0			FCR_III	R_FB_MASK [" :0]	0000h
R4027 (FBBh)	FCR_LFL_HP_LP_ config	0	0	0	0	0	0	0	0	FCR_LI	L_HP_LP_	COEFF_SHIFT [3	0] 0	FCR_LFL_HP_LP_COEFF_MUL [2:0]	0000h
R4028 (FBCh)	FCR_LFL_HP_config	0	0	0	0	0	0	0	0	FCR_	LFL_HP_C	OEFF_SHIFT [3:0]	0	FCR_LFL_HP_COEFF_MUL [2:0]	0000h
R4029 (FBDh)	FCR_LFL_LP_config	0	0	0	0	0	0	0	0	FCR_	LFL_LP_C	DEFF_SHIFT [3:0]	0	FCR_LFL_LP_COEFF_MUL [2:0]	0000h
R4030 (FBEh)	FCR_LFL_threshold_1	0	0	0	0	0	0	0	0			FCR_LFL	THRESHOLD	[7:0]	0000h
R4031 (FBFh)	FCR_LFL_threshold_2	0	0	0	0	0	0	0	0			FCR_	LFL_GAIN [7:0)]	0000h
R4032 (FC0h)	FCR_LFL_debug	0	0	0	0	0	0	0	0	0	0	FCR_T_ FCR LFL_IP LFL MOFFSET SOFF _BYP _B'	EP LFL HP SET MOFFSE		0000h
	I	1	I	l	l	l	l	<u> </u>	l	1	l	<u> </u>		1 2 1 2 1 2 1 1	



Register	Name	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1 0	Default
R4033 (FC1h)	FCR_SLIM_Linear_ Region	0	0	0	0	0	0	0	0		•	F	CR_SLIM_	LINEAR [7:0	D]	0000h
R4034 (FC2h)	FCR_SLIM_Node_0	0	0	0	0	0	0	0	0			ı	CR_SLIM_	NODE0 [7:0	0]	0000h
R4035 (FC3h)	FCR_SLIM_Node_1	0	0	0	0	0	0	0	0			1	CR_SLIM_	NODE1 [7:0	0]	0000h
R4036 (FC4h)	FCR_SLIM_Node_2	0	0	0	0	0	0	0	0			ı	CR_SLIM_	NODE2 [7:0	0]	0000h
R4037 (FC5h)	FCR_SLIM_Node_3	0	0	0	0	0	0	0	0			ı	CR_SLIM_	NODE3 [7:0	0]	0000h
R5248 (1480h)	DFC1_CTRL_W0	0	0	0	0	0	0	0	0	0	0		DFC1_R	ATE [3:0]	DFC1_ DFC1_ DITH_ENA ENA	0000h
R5250 (1482h)	DFC1_RX_W0	0	0	0		DFC1_R	X_DATA_W	DTH [4:0]		0	0	0	0	0	DFC1_RX_DATA_TYPE [2:0]	1F00h
R5252 (1484h)	DFC1_TX_W0	0	0	0		DFC1_TX	K_DATA_WI	DTH [4:0]		0	0	0	0	0	DFC1_TX_DATA_TYPE [2:0]	1F00h
R5254 (1486h)	DFC2_CTRL_W0	0	0	0	0	0	0	0	0	0	0		DFC2_R	ATE [3:0]	DFC2_ DFC2_ DITH_ENA ENA	0000h
R5256 (1488h)	DFC2_RX_W0	0	0	0		DFC2_R	X_DATA_W	DTH [4:0]		0	0	0	0	0	DFC2_RX_DATA_TYPE [2:0]	1F00h
R5258 (148Ah)	DFC2_TX_W0	0	0	0		DFC2_TX	K_DATA_W	DTH [4:0]		0	0	0	0	0	DFC2_TX_DATA_TYPE [2:0]	1F00h
R5260 (148Ch)	DFC3_CTRL_W0	0	0	0	0	0	0	0	0	0	0		DFC3_R	ATE [3:0]	DFC3_ DFC3_ DITH_ENA ENA	0000h
R5262 (148Eh)	DFC3_RX_W0	0	0	0		DFC3_R	X_DATA_W	DTH [4:0]		0	0	0	0	0	DFC3_RX_DATA_TYPE [2:0]	1F00h
R5264 (1490h)	DFC3_TX_W0	0	0	0		DFC3_TX	K_DATA_W	DTH [4:0]		0	0	0	0	0	DFC3_TX_DATA_TYPE [2:0]	1F00h
R5266 (1492h)	DFC4_CTRL_W0	0	0	0	0	0	0	0	0	0	0		DFC4_R	ATE [3:0]	DFC4_ DFC4_ DITH_ENA ENA	0000h
R5268 (1494h)	DFC4_RX_W0	0	0	0		DFC4_R	X_DATA_W	DTH [4:0]		0	0	0	0	0	DFC4_RX_DATA_TYPE [2:0]	1F00h
R5270 (1496h)	DFC4_TX_W0	0	0	0		DFC4_TX	K_DATA_W	DTH [4:0]		0	0	0	0	0	DFC4_TX_DATA_TYPE [2:0]	1F00h
R5272 (1498h)	DFC5_CTRL_W0	0	0	0	0	0	0	0	0	0	0		DFC5_R	ATE [3:0]	DFC5_ DFC5_ DITH_ENA ENA	0000h
R5274 (149Ah)	DFC5_RX_W0	0	0	0		DFC5_R	X_DATA_W	DTH [4:0]		0	0	0	0	0	DFC5_RX_DATA_TYPE [2:0]	1F00h
R5276 (149Ch)	DFC5_TX_W0	0	0	0		DFC5_TX	K_DATA_WI	DTH [4:0]		0	0	0	0	0	DFC5_TX_DATA_TYPE [2:0]	1F00h
R5278 (149Eh)	DFC6_CTRL_W0	0	0	0	0	0	0	0	0	0	0		DFC6_R	ATE [3:0]	DFC6_ DFC6_ DITH_ENA ENA	0000h
R5280 (14A0h)	DFC6_RX_W0	0	0	0		DFC6_R	X_DATA_W	DTH [4:0]		0	0	0	0	0	DFC6_RX_DATA_TYPE [2:0]	1F00h
R5282 (14A2h)	DFC6_TX_W0	0	0	0		DFC6_TX	K_DATA_W	DTH [4:0]		0	0	0	0	0	DFC6_TX_DATA_TYPE [2:0]	1F00h
R5284 (14A4h)	DFC7_CTRL_W0	0	0	0	0	0	0	0	0	0	0		DFC7_R	ATE [3:0]	DFC7_ DFC7_ DITH_ENA ENA	0000h
R5286 (14A6h)	DFC7_RX_W0	0	0	0		DFC7_R	X_DATA_W	DTH [4:0]		0	0	0	0	0	DFC7_RX_DATA_TYPE [2:0]	1F00h
R5288 (14A8h)	DFC7_TX_W0	0	0	0		DFC7_TX	K_DATA_W	DTH [4:0]		0	0	0	0	0	DFC7_TX_DATA_TYPE [2:0]	1F00h
R5290 (14AAh)	DFC8_CTRL_W0	0	0	0	0	0	0	0	0	0	0		DFC8_R	ATE [3:0]	DFC8_ DFC8_ DITH_ENA ENA	0000h
R5292 (14ACh)	DFC8_RX_W0	0	0	0			X_DATA_W			0	0	0	0	0	DFC8_RX_DATA_TYPE [2:0]	1F00h
R5294 (14AEh)	DFC8_TX_W0	0	0	0		DFC8_T	K_DATA_W	DTH [4:0]		0	0	0	0	0	DFC8_TX_DATA_TYPE [2:0]	1F00h
R5302 (14B6h)	DFC_STATUS_W0	0	0	0	0	0	0	0	0				DFC_ERR	_CHAN [7:0]		0000h
R5632 (1600h)	ADSP2_IRQ0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 DSP_IRQ2DSP_IRQ	1 0000h
R5633 (1601h)	ADSP2_IRQ1	0	0	0	0	0	0	0	0	0	0	0	0	0	0 DSP_IRQ4DSP_IRQ	3 0000h
R5634 (1602h)	ADSP2_IRQ2	0	0	0	0	0	0	0	0	0	0	0	0	0	0 DSP_IRQ6DSP_IRQ	5 0000h
R5635 (1603h)	ADSP2_IRQ3	0	0	0	0	0	0	0	0	0	0	0	0	0	0 DSP_IRQ8DSP_IRQ	7 0000h
R5636 (1604h)	ADSP2_IRQ4	0	0	0	0	0	0	0	0	0	0	0	0	0	0 DSP_DSP_IRQ IRQ10	9 0000h
R5637 (1605h)	ADSP2_IRQ5	0	0	0	0	0	0	0	0	0	0	0	0	0	0 DSP DSP IRQ11	0000h
R5638 (1606h)	ADSP2_IRQ6	0	0	0	0	0	0	0	0	0	0	0	0	0	0 DSP DSP IRQ13	0000h
R5639 (1607h)	ADSP2_IRQ7	0	0	0	0	0	0	0	0	0	0	0	0	0	0 DSP DSP IRQ15	0000h



Register	Name	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R5888 (1700h)	GPIO1_CTRL_1	GP1_LVL	GP1_OP_ CFG	GP1_DB	GP1_POL	0	0					GP1_I	FN [9:0]					2001h
R5889 (1701h)	GPIO1_CTRL_2	GP1_DIR	GP1_PU	GP1_PD	GP1_ DRV_STR	0	0	0	0	0	0	0	0	0	0	0	0	F000h
R5890 (1702h)	GPIO2_CTRL_1	GP2_LVL	GP2_OP_ CFG	GP2_DB	GP2_POL	0	0					GP2_I	-N [9:0]			l .		2001h
R5891 (1703h)	GPIO2_CTRL_2	GP2_DIR	GP2_PU	GP2_PD	GP2_ DRV_STR	0	0	0	0	0	0	0	0	0	0	0	0	F000h
R5892 (1704h)	GPIO3_CTRL_1	GP3_LVL	GP3_OP_ CFG	GP3_DB	GP3_POL	0	0		ı	1	1	GP3_I	N [9:0]	1	1		I	2001h
R5893 (1705h)	GPIO3_CTRL_2	GP3_DIR	GP3_PU	GP3_PD	GP3_ DRV_STR	0	0	0	0	0	0	0	0	0	0	0	0	F000h
R5894 (1706h)	GPIO4_CTRL_1	GP4_LVL	GP4_OP_ CFG	GP4_DB	GP4_POL	0	0		1	I		GP4_I	FN [9:0]		<u> </u>		l	2001h
R5895 (1707h)	GPIO4_CTRL_2	GP4_DIR	GP4_PU	GP4_PD	GP4_ DRV_STR	0	0	0	0	0	0	0	0	0	0	0	0	F000h
R5896 (1708h)	GPIO5_CTRL_1	GP5_LVL	GP5_OP_ CFG	GP5_DB	GP5_POL	0	0		1	I		GP5_I	FN [9:0]		<u> </u>		l	2001h
R5897 (1709h)	GPIO5_CTRL_2	GP5_DIR	GP5_PU	GP5_PD	GP5_ DRV_STR	0	0	0	0	0	0	0	0	0	0	0	0	F000h
R5898 (170Ah)	GPIO6_CTRL_1	GP6_LVL	GP6_OP_ CFG	GP6_DB	GP6_POL	0	0			<u> </u>	1	GP6_I	FN [9:0]		1			2001h
R5899 (170Bh)	GPIO6_CTRL_2	GP6_DIR	GP6_PU	GP6_PD	GP6_ DRV_STR	0	0	0	0	0	0	0	0	0	0	0	0	F000h
R5900 (170Ch)	GPIO7_CTRL_1	GP7_LVL	GP7_OP_ CFG	GP7_DB	GP7_POL	0	0			1	1	GP7_I	N [9:0]		1			2001h
R5901 (170Dh)	GPIO7_CTRL_2	GP7_DIR	GP7_PU	GP7_PD	GP7_ DRV_STR	0	0	0	0	0	0	0	0	0	0	0	0	F000h
R5902 (170Eh)	GPIO8_CTRL_1	GP8_LVL	GP8_OP_ CFG	GP8_DB	GP8_POL	0	0		l	<u> </u>		GP8_I	N [9:0]		1			2001h
R5903 (170Fh)	GPIO8_CTRL_2	GP8_DIR	GP8_PU	GP8_PD	GP8_ DRV_STR	0	0	0	0	0	0	0	0	0	0	0	0	F000h
R5904 (1710h)	GPIO9_CTRL_1	GP9_LVL	GP9_OP_ CFG	GP9_DB	GP9_POL	0	0		l	<u> </u>		GP9_I	N [9:0]		1			2001h
R5905 (1711h)	GPIO9_CTRL_2	GP9_DIR	GP9_PU	GP9_PD	GP9_ DRV_STR	0	0	0	0	0	0	0	0	0	0	0	0	F000h
R5906 (1712h)	GPIO10_CTRL_1	GP10_LVL	GP10_ OP_CFG	GP10_DB	_	0	0			1	<u> </u>	GP10_	FN [9:0]		<u> </u>			2001h
R5907 (1713h)	GPIO10_CTRL_2	GP10_DIR	GP10_PU	GP10_PD	GP10_ DRV_STR	0	0	0	0	0	0	0	0	0	0	0	0	F000h
R5908 (1714h)	GPIO11_CTRL_1	GP11_LVL	GP11_OP_ CFG	GP11_DB	GP11_POL	0	0		l	1		GP11_	FN [9:0]		I		l	2001h
R5909 (1715h)	GPIO11_CTRL_2	GP11_DIR	GP11_PU	GP11_PD	GP11_ DRV_STR	0	0	0	0	0	0	0	0	0	0	0	0	F000h
R5910 (1716h)	GPIO12_CTRL_1	GP12_LVL	GP12_ OP_CFG	GP12_DB	GP12_ POL	0	0		l	1		GP12_	FN [9:0]		I		l	2001h
R5911 (1717h)	GPIO12_CTRL_2	GP12_DIR	_	GP12_PD	GP12_ DRV_STR	0	0	0	0	0	0	0	0	0	0	0	0	F000h
R5912 (1718h)	GPIO13_CTRL_1	GP13_LVL	GP13_ OP_CFG	GP13_DB	GP13_ POL	0	0			1	<u> </u>	GP13_	FN [9:0]		<u> </u>		l	2001h
R5913 (1719h)	GPIO13_CTRL_2	GP13_DIR		GP13_PD	GP13_ DRV_STR	0	0	0	0	0	0	0	0	0	0	0	0	F000h
R5914 (171Ah)	GPIO14_CTRL_1	GP14_LVL	GP14_ OP_CFG	GP14_DB	GP14_ POL	0	0			1	<u> </u>	GP14_	FN [9:0]		<u> </u>		l	2001h
R5915 (171Bh)	GPIO14_CTRL_2	GP14_DIR		GP14_PD	GP14_ DRV_STR	0	0	0	0	0	0	0	0	0	0	0	0	F000h
R5916 (171Ch)	GPIO15_CTRL_1	GP15_LVL	GP15_ OP CFG	GP15_DB		0	0			1	<u> </u>	GP15_	FN [9:0]		<u> </u>		l	2001h
R5917 (171Dh)	GPIO15_CTRL_2	GP15_DIR	GP15_PU	GP15_PD	GP15_ DRV_STR	0	0	0	0	0	0	0	0	0	0	0	0	F000h
R5918 (171Eh)	GPIO16_CTRL_1	GP16_LVL	GP16_ OP_CFG	GP16_DB		0	0			<u> </u>	1	GP16_	FN [9:0]		1			2001h
R5919 (171Fh)	GPIO16_CTRL_2	GP16_DIR		GP16_PD	GP16_ DRV_STR	0	0	0	0	0	0	0	0	0	0	0	0	F000h
R5920 (1720h)	GPIO17_CTRL_1	GP17_LVL	GP17_ OP CFG	GP17_DB		0	0			<u> </u>	1	GP17_	FN [9:0]		1			2001h
R5921 (1721h)	GPIO17_CTRL_2	GP17_DIR	_	GP17_PD		0	0	0	0	0	0	0	0	0	0	0	0	F000h
R5922 (1722h)	GPIO18_CTRL_1	GP18_LVL	GP18_ OP_CFG	GP18_DB		0	0		<u> </u>	<u> </u>	<u> </u>	GP18_	FN [9:0]		<u> </u>		l .	2001h
R5923 (1723h)	GPIO18_CTRL_2	GP18_DIR		GP18_PD		0	0	0	0	0	0	0	0	0	0	0	0	F000h
R5924 (1724h)	GPIO19_CTRL_1	GP19_LVL	GP19_ OP CFG	GP19_DB		0	0		<u> </u>	1	1	GP19_	FN [9:0]	1	1	1	I	2001h
R5925	GPIO19_CTRL_2	GP19_DIR	GP19_PU	GP19_PD	GP19_ DRV_STR	0	0	0	0	0	0	0	0	0	0	0	0	F000h
(1725h)	l		1	1					1	1	1	l	1	1	1			



Register	Name	15	14	13	12	11	10	9 8 7 6 5 4 3 2 1 0	Default
R5926 (1726h)	GPIO20_CTRL_1	GP20_LVL	GP20_ OP_CFG	GP20_DB	GP20_ POL	0	0	GP20_FN [9:0]	2001h
R5927 (1727h)	GPIO20_CTRL_2	GP20_DIR	GP20_PU	GP20_PD	GP20_ DRV_STR	0	0	0 0 0 0 0 0 0 0 0	F000h
R5928 (1728h)	GPIO21_CTRL_1	GP21_LVL	GP21_ OP_CFG	GP21_DB	GP21_ POL	0	0	GP21_FN [9:0]	2001h
R5929 (1729h)	GPIO21_CTRL_2	GP21_DIR	GP21_PU	GP21_PD	GP21_ DRV_STR	0	0	0 0 0 0 0 0 0 0 0	F000h
R5930 (172Ah)	GPIO22_CTRL_1	GP22_LVL	GP22_ OP_CFG	GP22_DB	GP22_ POL	0	0	GP22_FN [9:0]	2001h
R5931 (172Bh)	GPIO22_CTRL_2	GP22_DIR	GP22_PU	GP22_PD	GP22_ DRV_STR	0	0	0 0 0 0 0 0 0 0 0	F000h
R5932 (172Ch)	GPIO23_CTRL_1	GP23_LVL	GP23_ OP_CFG	GP23_DB	GP23_ POL	0	0	GP23_FN [9:0]	2001h
R5933 (172Dh)	GPIO23_CTRL_2	GP23_DIR	GP23_PU	GP23_PD	GP23_ DRV_STR	0	0	0 0 0 0 0 0 0 0 0	F000h
R5934 (172Eh)	GPIO24_CTRL_1	GP24_LVL	GP24_ OP_CFG	GP24_DB	GP24_ POL	0	0	GP24_FN [9:0]	2001h
R5935 (172Fh)	GPIO24_CTRL_2	GP24_DIR	GP24_PU	GP24_PD	GP24_ DRV_STR	0	0	0 0 0 0 0 0 0 0 0 0	F000h
R5936 (1730h)	GPIO25_CTRL_1	GP25_LVL	GP25_ OP_CFG	GP25_DB	GP25_ POL	0	0	GP25_FN [9:0]	2001h
R5937 (1731h)	GPIO25_CTRL_2	GP25_DIR	GP25_PU	GP25_PD	GP25_ DRV_STR	0	0	0 0 0 0 0 0 0 0 0 0	F000h
R5938 (1732h)	GPIO26_CTRL_1	GP26_LVL	GP26_ OP_CFG	GP26_DB	GP26_ POL	0	0	GP26_FN [9:0]	2001h
R5939 (1733h)	GPIO26_CTRL_2	GP26_DIR	GP26_PU	GP26_PD	GP26_ DRV_STR	0	0	0 0 0 0 0 0 0 0 0	F000h
R5940 (1734h)	GPIO27_CTRL_1	GP27_LVL	GP27_ OP_CFG	GP27_DB	GP27_ POL	0	0	GP27_FN [9:0]	2001h
R5941 (1735h)	GPIO27_CTRL_2	GP27_DIR	GP27_PU	GP27_PD	GP27_ DRV_STR	0	0	0 0 0 0 0 0 0 0 0	F000h
R5942 (1736h)	GPIO28_CTRL_1	GP28_LVL	GP28_ OP_CFG	GP28_DB	GP28_ POL	0	0	GP28_FN [9:0]	2001h
R5943 (1737h)	GPIO28_CTRL_2	GP28_DIR	GP28_PU	GP28_PD	GP28_ DRV_STR	0	0	0 0 0 0 0 0 0 0 0	F000h
R5944 (1738h)	GPIO29_CTRL_1	GP29_LVL	GP29_ OP_CFG	GP29_DB	GP29_ POL	0	0	GP29_FN [9:0]	2001h
R5945 (1739h)	GPIO29_CTRL_2	GP29_DIR	GP29_PU	GP29_PD	GP29_ DRV_STR	0	0	0 0 0 0 0 0 0 0 0	F000h
R5946 (173Ah)	GPIO30_CTRL_1	GP30_LVL	GP30_ OP_CFG	GP30_DB	GP30_ POL	0	0	GP30_FN [9:0]	2001h
R5947 (173Bh)	GPIO30_CTRL_2	GP30_DIR	GP30_PU	GP30_PD	GP30_ DRV_STR	0	0	0 0 0 0 0 0 0 0 0 0	F000h
R5948 (173Ch)	GPIO31_CTRL_1	GP31_LVL	GP31_ OP_CFG	GP31_DB	GP31_ POL	0	0	GP31_FN [9:0]	2001h
R5949 (173Dh)	GPIO31_CTRL_2	GP31_DIR	GP31_PU	GP31_PD	GP31_ DRV_STR	0	0	0 0 0 0 0 0 0 0 0	F000h
R5950 (173Eh)	GPIO32_CTRL_1	GP32_LVL	GP32_ OP_CFG	GP32_DB	GP32_ POL	0	0	GP32_FN [9:0]	2001h
R5951 (173Fh)	GPIO32_CTRL_2	GP32_DIR	GP32_PU	GP32_PD	GP32_ DRV_STR	0	0	0 0 0 0 0 0 0 0 0 0	F000h
R5952 (1740h)	GPIO33_CTRL_1	GP33_LVL	GP33_ OP_CFG	GP33_DB	GP33_ POL	0	0	GP33_FN [9:0]	2001h
R5953 (1741h)	GPIO33_CTRL_2	GP33_DIR	GP33_PU	GP33_PD	GP33_ DRV_STR	0	0	0 0 0 0 0 0 0 0 0	F000h
R5954 (1742h)	GPIO34_CTRL_1	GP34_LVL	GP34_ OP_CFG	GP34_DB	GP34_ POL	0	0	GP34_FN [9:0]	2001h
R5955 (1743h)	GPIO34_CTRL_2	GP34_DIR	GP34_PU	GP34_PD	GP34_ DRV_STR	0	0	0 0 0 0 0 0 0 0 0	F000h
R5956 (1744h)	GPIO35_CTRL_1	GP35_LVL	GP35_ OP_CFG	GP35_DB	GP35_ POL	0	0	GP35_FN [9:0]	2001h
R5957 (1745h)	GPIO35_CTRL_2	GP35_DIR	GP35_PU	GP35_PD	GP35_ DRV_STR	0	0	0 0 0 0 0 0 0 0 0	F000h
R5958 (1746h)	GPIO36_CTRL_1	GP36_LVL	GP36_ OP_CFG	GP36_DB	GP36_ POL	0	0	GP36_FN [9:0]	2001h
R5959 (1747h)	GPIO36_CTRL_2	GP36_DIR	GP36_PU	GP36_PD	GP36_ DRV_STR	0	0	0 0 0 0 0 0 0 0 0	F000h
R5960 (1748h)	GPIO37_CTRL_1	GP37_LVL	GP37_ OP_CFG	GP37_DB	GP37_ POL	0	0	GP37_FN [9:0]	2001h
R5961 (1749h)	GPIO37_CTRL_2	GP37_DIR	GP37_PU	GP37_PD	GP37_ DRV_STR	0	0	0 0 0 0 0 0 0 0 0	F000h
R5962 (174Ah)	GPIO38_CTRL_1	GP38_LVL	GP38_ OP_CFG	GP38_DB	GP38_ POL	0	0	GP38_FN [9:0]	2001h
R5963 (174Bh)	GPIO38_CTRL_2	GP38_DIR	GP38_PU	GP38_PD	GP38_ DRV_STR	0	0	0 0 0 0 0 0 0 0 0	F000h



Register	Name	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R6144	IRQ1_Status_1	DSP_ SHARED	0	0	CTRLIF_ ERR	0	0	SYSCLK_ FAIL	0	BOOT_ DONE	0	0	0	0	0	0	0	0000h
(1800h)		WR_ COLL_ EINT1			EINT1			EINT1		EINT1								
R6145 (1801h)	IRQ1_Status_2	0	0	0	0	FLL_AO_ LOCK_ EINT1	0	FLL2_ LOCK_ EINT1	FLL1_ LOCK_ EINT1	0	0	0	0	0	0	0	0	0000h
R6149 (1805h)	IRQ1_Status_6	0	0	0	0	0	0	MICDET2_ EINT1	MICDET1_ EINT1	0	0	0	0	0	0	0	HPDET_ EINT1	0000h
R6150 (1806h)	IRQ1_Status_7	0	0	0	0	0	0	0	0	0	0	MICD_ CLAMP_ FALL_ EINT1	MICD_ CLAMP_ RISE_ EINT1	JD2_ FALL_ EINT1	JD2_ RISE_ EINT1	JD1_ FALL_ EINT1	JD1_ RISE_ EINT1	0000h
R6152 (1808h)	IRQ1_Status_9	0	0	0	0	ASRC2_ IN2_ LOCK_ EINT1	ASRC2_ IN1_ LOCK_ EINT1	ASRC1_ IN2_ LOCK_ EINT1	ASRC1_ IN1_ LOCK_ EINT1	0	0	0	0	0	0	DRC2_ SIG_DET_ EINT1	DRC1_ SIG_DET_ EINT1	0000h
R6154 (180Ah)	IRQ1_Status_11	DSP_ IRQ16_ EINT1	DSP_ IRQ15_ EINT1	DSP_ IRQ14_ EINT1	DSP_ IRQ13_ EINT1	DSP_ IRQ12_ EINT1	DSP_ IRQ11_ EINT1	DSP_ IRQ10_ EINT1	DSP_ IRQ9_ EINT1	DSP_ IRQ8_ EINT1	DSP_ IRQ7_ EINT1	DSP_ IRQ6_ EINT1	DSP_ IRQ5_ EINT1	DSP_ IRQ4_ EINT1	DSP_ IRQ3_ EINT1	DSP_ IRQ2_ EINT1	DSP_ IRQ1_ EINT1	0000h
R6155 (180Bh)	IRQ1_Status_12	0	0	0	0	0	0	0	0	0	0	HP3R_ SC_EINT1	HP3L_SC_ EINT1	HP2R_ SC_EINT1	HP2L_SC_ EINT1	HP1R_ SC_EINT1	HP1L_SC_ EINT1	0000h
R6156 (180Ch)	IRQ1_Status_13	0	0	0	0	0	0	0	0	0	0	HP3R_ ENABLE_ DONE_ EINT1	HP3L_ ENABLE_ DONE_ EINT1	HP2R_ ENABLE_ DONE_ EINT1	HP2L_ ENABLE_ DONE_ EINT1	HP1R_ ENABLE_ DONE_ EINT1	HP1L ENABLE_ DONE_ EINT1	0000h
R6157 (180Dh)	IRQ1_Status_14	0	0	0	0	0	0	0	0	0	0	HP3R_ DISABLE_ DONE_ EINT1	HP3L_ DISABLE_ DONE_ EINT1	HP2R_ DISABLE_ DONE_ EINT1	HP2L_ DISABLE_ DONE_ EINT1	HP1R_ DISABLE_ DONE_ EINT1	HP1L_ DISABLE_ DONE_ EINT1	0000h
R6160 (1810h)	IRQ1_Status_17	GP16_ EINT1	GP15_ EINT1	GP14_ EINT1	GP13_ EINT1	GP12_ EINT1	GP11_ EINT1	GP10_ EINT1	GP9_ EINT1	GP8_ EINT1	GP7_ EINT1	GP6_ EINT1	GP5_ EINT1	GP4_ EINT1	GP3_ EINT1	GP2_ EINT1	GP1_ EINT1	0000h
R6161 (1811h)	IRQ1_Status_18	GP32_ EINT1	GP31_ EINT1	GP30_ EINT1	GP29_ EINT1	GP28_ EINT1	GP27_ EINT1	GP26_ EINT1	GP25_ EINT1	GP24_ EINT1	GP23_ EINT1	GP22_ EINT1	GP21_ EINT1	GP20_ EINT1	GP19_ EINT1	GP18_ EINT1	GP17_ EINT1	0000h
R6162 (1812h)	IRQ1_Status_19	0	0	0	0	0	0	0	0	0	0	GP38_ EINT1	GP37_ EINT1	GP36_ EINT1	GP35_ EINT1	GP34_ EINT1	GP33_ EINT1	0000h
R6164 (1814h)	IRQ1_Status_21	0	0	0	0	0	0	0	0	TIMER8_ EINT1	TIMER7_ EINT1	TIMER6_ EINT1	TIMER5_ EINT1	TIMER4_ EINT1	TIMER3_ EINT1	TIMER2_ EINT1	TIMER1_ EINT1	0000h
R6165 (1815h)	IRQ1_Status_22	0	0	0	0	0	0	0	0	EVENT8_ NOT_ EMPTY_ EINT1	EVENT7_ NOT_ EMPTY_ EINT1	EVENT6_ NOT_ EMPTY_ EINT1	EVENT5_ NOT_ EMPTY_ EINT1	EVENT4_ NOT_ EMPTY_ EINT1	EVENT3_ NOT_ EMPTY_ EINT1	EVENT2_ NOT_ EMPTY_ EINT1	EVENT1_ NOT_ EMPTY_ EINT1	0000h
R6166 (1816h)	IRQ1_Status_23	0	0	0	0	0	0	0	0	EVENT8_ FULL_ EINT1	EVENT7_ FULL_ EINT1	EVENT6_ FULL_ EINT1	EVENT5_ FULL_ EINT1	EVENT4_ FULL_ EINT1	EVENT3_ FULL_ EINT1	EVENT2_ FULL_ EINT1	EVENT1_ FULL_ EINT1	0000h
R6167 (1817h)	IRQ1_Status_24	0	0	0	0	0	0	0	0	EVENT8_ WMARK_ EINT1	EVENT7_ WMARK_ EINT1	EVENT6_ WMARK_ EINT1	EVENT5_ WMARK_ EINT1	EVENT4_ WMARK_ EINT1	EVENT3_ WMARK_ EINT1	EVENT2_ WMARK_ EINT1	EVENT1_ WMARK_ EINT1	0000h
R6168 (1818h)	IRQ1_Status_25	0	0	0	0	0	0	0	0	0	DSP7_ DMA_ EINT1	DSP6_ DMA_ EINT1	DSP5_ DMA_ EINT1	DSP4_ DMA_ EINT1	DSP3_ DMA_ EINT1	DSP2_ DMA_ EINT1	DSP1_ DMA_ EINT1	0000h
R6170 (181Ah)	IRQ1_Status_27	0	0	0	0	0	0	0	0	0	DSP7_ START1_ EINT1	DSP6_ START1_ EINT1	DSP5_ START1_ EINT1	DSP4_ START1_ EINT1	DSP3_ START1_ EINT1	DSP2_ START1_ EINT1	DSP1_ START1_ EINT1	0000h
R6171 (181Bh)	IRQ1_Status_28	0	0	0	0	0	0	0	0	0	DSP7_ START2_ EINT1	DSP6_ START2_ EINT1	DSP5_ START2_ EINT1	DSP4_ START2_ EINT1	DSP3 START2_ EINT1	DSP2 START2_ EINT1	DSP1_ START2_ EINT1	0000h
R6173 (181Dh)	IRQ1_Status_30	0	0	0	0	0	0	0	0	0	DSP7_ BUSY_ EINT1	DSP6_ BUSY_ EINT1	DSP5_ BUSY_ EINT1	DSP4_ BUSY_ EINT1	DSP3_ BUSY_ EINT1	DSP2_ BUSY_ EINT1	DSP1_ BUSY_ EINT1	0000h
R6174 (181Eh)	IRQ1_Status_31	0	0	0	0	0	0	0	0	0	0	0	0	0	MIF3_ DONE_ EINT1	MIF2_ DONE_ EINT1	MIF1_ DONE_ EINT1	0000h
R6175 (181Fh)	IRQ1_Status_32	0	0	0	0	0	0	0	0	0	0	0	0	0	MIF3_ BLOCK_ EINT1	MIF2_ BLOCK_ EINT1	MIF1_ BLOCK_ EINT1	0000h
R6208 (1840h)	IRQ1_Mask_1	IM_DSP_ SHARED_ WR_ COLL_ EINT1	0	0	IM_ CTRLIF_ ERR_ EINT1	0	0	IM_ SYSCLK_ FAIL_ EINT1	0	IM_BOOT_ DONE_ EINT1	0	0	0	0	0	0	0	9200h
R6209 (1841h)	IRQ1_Mask_2	1	1	1	1	IM_FLL_ AO_ LOCK_ EINT1	0	IM_FLL2_ LOCK_ EINT1	IM_FLL1_ LOCK_ EINT1	0	0	0	0	0	0	0	0	FB00h
R6213 (1845h)	IRQ1_Mask_6	0	0	0	0	0	0	IM_ MICDET2_ EINT1	IM_ MICDET1_ EINT1	0	0	0	0	0	0	0	IM_ HPDET_ EINT1	0301h
R6214 (1846h)	IRQ1_Mask_7	0	0	0	0	0	0	0	0	0	0	IM_MICD_ CLAMP_ FALL_ EINT1	IM_MICD_ CLAMP_ RISE_ EINT1	IM_JD2_ FALL_ EINT1	IM_JD2_ RISE_ EINT1	IM_JD1_ FALL_ EINT1	IM_JD1_ RISE_ EINT1	003Fh
R6216 (1848h)	IRQ1_Mask_9	0	0	0	0	IM_ ASRC2_ IN2_ LOCK_ EINT1	IM_ ASRC2_ IN1_ LOCK_ EINT1	IM_ ASRC1_ IN2_ LOCK_ EINT1	IM_ ASRC1_ IN1_ LOCK_ EINT1	0	0	0	0	0	1	IM_DRC2_ SIG_DET_ EINT1	IM_DRC1_ SIG_DET_ EINT1	0F07h
R6218 (184Ah)	IRQ1_Mask_11	IM_DSP_ IRQ16_ EINT1	IM_DSP_ IRQ15_ EINT1	IM_DSP_ IRQ14_ EINT1	IM_DSP_ IRQ13_ EINT1	IM_DSP_ IRQ12_ EINT1	IM_DSP_ IRQ11_ EINT1	IM_DSP_ IRQ10_ EINT1	IM_DSP_ IRQ9_ EINT1	IM_DSP_ IRQ8_ EINT1	IM_DSP_ IRQ7_ EINT1	IM_DSP_ IRQ6_ EINT1	IM_DSP_ IRQ5_ EINT1	IM_DSP_ IRQ4_ EINT1	IM_DSP_ IRQ3_ EINT1	IM_DSP_ IRQ2_ EINT1	IM_DSP_ IRQ1_ EINT1	FFFFh



Register	Name	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R6219 (184Bh)	IRQ1_Mask_12	0	0	0	0	0	0	0	0	0	0	IM_HP3R_ SC_EINT1	IM_HP3L_ SC_EINT1	IM_HP2R_ SC_EINT1	IM_HP2L_ SC_EINT1	IM_HP1R_ SC_EINT1	IM_HP1L_ SC_EINT1	003Fh
R6220 (184Ch)	IRQ1_Mask_13	0	0	0	0	0	0	0	0	0	0	IM_HP3R_ ENABLE_ DONE_ EINT1	IM_HP3L_ ENABLE_ DONE_ EINT1	IM_HP2R_ ENABLE_ DONE_ EINT1	IM_HP2L_ ENABLE_ DONE_ EINT1	IM_HP1R_ ENABLE_ DONE_ EINT1	IM_HP1L_ ENABLE_ DONE_ EINT1	003Fh
R6221 (184Dh)	IRQ1_Mask_14	0	0	0	0	0	0	0	0	0	0	IM_HP3R_ DISABLE_ DONE_ EINT1	IM_HP3L_ DISABLE_ DONE_ EINT1	IM_HP2R_ DISABLE_ DONE_ EINT1	IM_HP2L_ DISABLE_ DONE_ EINT1	IM_HP1R_ DISABLE_ DONE_ EINT1	IM_HP1L_ DISABLE_ DONE_ EINT1	003Fh
R6224 (1850h)	IRQ1_Mask_17	IM_GP16_ EINT1	IM_GP15_ EINT1	IM_GP14_ EINT1	IM_GP13_ EINT1	IM_GP12_ EINT1	IM_GP11_ EINT1	IM_GP10_ EINT1	IM_GP9_ EINT1	IM_GP8_ EINT1	IM_GP7_ EINT1	IM_GP6_ EINT1	IM_GP5_ EINT1	IM_GP4_ EINT1	IM_GP3_ EINT1	IM_GP2_ EINT1	IM_GP1_ EINT1	FFFFh
R6225 (1851h)	IRQ1_Mask_18	IM_GP32_ EINT1	IM_GP31_ EINT1	IM_GP30_ EINT1	IM_GP29_ EINT1	IM_GP28_ EINT1	IM_GP27_ EINT1	IM_GP26_ EINT1	IM_GP25_ EINT1	IM_GP24_ EINT1	IM_GP23_ EINT1	IM_GP22_ EINT1	IM_GP21_ EINT1	IM_GP20_ EINT1	IM_GP19_ EINT1	IM_GP18_ EINT1	IM_GP17_ EINT1	FFFFh
R6226 (1852h)	IRQ1_Mask_19	0	0	0	0	0	0	0	0	0	0	IM_GP38_ EINT1	IM_GP37_ EINT1	IM_GP36_ EINT1	IM_GP35_ EINT1	IM_GP34_ EINT1	IM_GP33_ EINT1	003Fh
R6228 (1854h)	IRQ1_Mask_21	0	0	0	0	0	0	0	0	IM_ TIMER8_ EINT1	IM_ TIMER7_ EINT1	IM_ TIMER6_ EINT1	IM_ TIMER5_ EINT1	IM_ TIMER4_ EINT1	IM_ TIMER3_ EINT1	IM_ TIMER2_ EINT1	IM_ TIMER1_ EINT1	00FFh
R6229 (1855h)	IRQ1_Mask_22	0	0	0	0	0	0	0	0	IM_ EVENT8_ NOT_ EMPTY_ EINT1	IM_ EVENT7_ NOT_ EMPTY_ EINT1	IM_ EVENT6_ NOT_ EMPTY_ EINT1	IM_ EVENT5_ NOT_ EMPTY_ EINT1	IM_ EVENT4_ NOT_ EMPTY_ EINT1	IM_ EVENT3_ NOT_ EMPTY_ EINT1	IM_ EVENT2_ NOT_ EMPTY_ EINT1	IM_ EVENT1_ NOT_ EMPTY_ EINT1	00FFh
R6230 (1856h)	IRQ1_Mask_23	0	0	0	0	0	0	0	0	IM_ EVENT8_ FULL_ EINT1	IM_ EVENT7_ FULL_ EINT1	IM_ EVENT6_ FULL_ EINT1	IM_ EVENT5_ FULL_ EINT1	IM_ EVENT4_ FULL_ EINT1	IM_ EVENT3_ FULL_ EINT1	IM_ EVENT2_ FULL_ EINT1	IM_ EVENT1_ FULL_ EINT1	00FFh
R6231 (1857h)	IRQ1_Mask_24	0	0	0	0	0	0	0	0	IM_ EVENT8_ WMARK_ EINT1	IM_ EVENT7_ WMARK_ EINT1	IM_ EVENT6_ WMARK_ EINT1	IM_ EVENT5_ WMARK_ EINT1	IM_ EVENT4_ WMARK_ EINT1	IM_ EVENT3_ WMARK_ EINT1	IM_ EVENT2_ WMARK_ EINT1	IM_ EVENT1_ WMARK_ EINT1	00FFh
R6232 (1858h)	IRQ1_Mask_25	0	0	0	0	0	0	0	0	0	IM_DSP7_ DMA_ EINT1	IM_DSP6_ DMA_ EINT1	IM_DSP5_ DMA_ EINT1	IM_DSP4_ DMA_ EINT1	IM_DSP3_ DMA_ EINT1	IM_DSP2_ DMA_ EINT1	IM_DSP1_ DMA_ EINT1	007Fh
R6234 (185Ah)	IRQ1_Mask_27	0	0	0	0	0	0	0	0	0	IM_DSP7_ START1_ EINT1	IM_DSP6_ START1_ EINT1	IM_DSP5_ START1_ EINT1	IM_DSP4_ START1_ EINT1	IM_DSP3_ START1_ EINT1	IM_DSP2_ START1_ EINT1	IM_DSP1_ START1_ EINT1	007Fh
R6235 (185Bh)	IRQ1_Mask_28	0	0	0	0	0	0	0	0	0	IM_DSP7_ START2_ EINT1	IM_DSP6_ START2_ EINT1	IM_DSP5_ START2_ EINT1	IM_DSP4_ START2_ EINT1	IM_DSP3_ START2_ EINT1	IM_DSP2_ START2_ EINT1	IM_DSP1_ START2_ EINT1	007Fh
R6237 (185Dh)	IRQ1_Mask_30	0	0	0	0	0	0	0	0	0	IM_DSP7_ BUSY_ EINT1	IM_DSP6_ BUSY_ EINT1	IM_DSP5_ BUSY_ EINT1	IM_DSP4_ BUSY_ EINT1	IM_DSP3_ BUSY_ EINT1	IM_DSP2_ BUSY_ EINT1	IM_DSP1_ BUSY_ EINT1	007Fh
R6238 (185Eh)	IRQ1_Mask_31	0	0	0	0	0	0	0	0	0	0	0	0	0	IM_MIF3_ DONE_ EINT1	IM_MIF2_ DONE_ EINT1	IM_MIF1_ DONE_ EINT1	0007h
R6239 (185Fh)	IRQ1_Mask_32	0	0	0	0	0	0	0	0	0	0	0	0	0	IM_MIF3_ BLOCK_ EINT1	IM_MIF2_ BLOCK_ EINT1	IM_MIF1_ BLOCK_ EINT1	0007h
R6272 (1880h)	IRQ1_Raw_Status_1	0	0	0	CTRLIF_ ERR_ STS1	0	0	0	0	BOOT_ DONE_ STS1	0	0	0	0	0	0	0	0000h
R6273 (1881h)	IRQ1_Raw_Status_2	0	0	0	0	FLL_AO_ LOCK_ STS1	0	FLL2_ LOCK_ STS1	FLL1_ LOCK_ STS1	0	0	0	0	0	0	0	0	0000h
R6278 (1886h)	IRQ1_Raw_Status_7	0	0	0	0	0	0	0	0	0	0	0	MICD_ CLAMP_ STS1	0	JD2_STS1	0	JD1_STS1	0000h
R6280 (1888h)	IRQ1_Raw_Status_9	0	0	0	0	ASRC2_ IN2 LOCK_ STS1	ASRC2_ IN1_ LOCK_ STS1	ASRC1_ IN2_ LOCK_ STS1	ASRC1_ IN1_ LOCK_ STS1	0	0	0	0	0	0	DRC2_ SIG_DET_ STS1	DRC1_ SIG_DET_ STS1	0000h
R6283 (188Bh)	IRQ1_Raw_Status_12	0	0	0	0	0	0	0	0	0	0	HP3R_ SC_STS1	HP3L_SC_ STS1	HP2R_ SC_STS1	HP2L_SC_ STS1	HP1R_ SC_STS1	HP1L_SC_ STS1	0000h
R6284 (188Ch)	IRQ1_Raw_Status_13	0	0	0	0	0	0	0	0	0	0	HP3R ENABLE_ DONE_ STS1	HP3L_ ENABLE_ DONE_ STS1	HP2R_ ENABLE_ DONE_ STS1	HP2L_ ENABLE_ DONE_ STS1	HP1R ENABLE_ DONE_ STS1	HP1L_ ENABLE_ DONE_ STS1	0000h
R6285 (188Dh)	IRQ1_Raw_Status_14	0	0	0	0	0	0	0	0	0	0	HP3R_ DISABLE_ DONE_ STS1	HP3L_ DISABLE_ DONE_ STS1	HP2R_ DISABLE_ DONE_ STS1	HP2L_ DISABLE_ DONE_ STS1	HP1R_ DISABLE_ DONE_ STS1	HP1L_ DISABLE_ DONE_ STS1	0000h
R6288 (1890h)	IRQ1_Raw_Status_17	GP16_ STS1	GP15_ STS1	GP14_ STS1	GP13_ STS1	GP12_ STS1	GP11_ STS1	GP10_ STS1	GP9_STS1	GP8_STS1	GP7_STS1		GP5_STS1	GP4_STS1	GP3_STS1		GP1_STS1	0000h
R6289 (1891h)	IRQ1_Raw_Status_18	GP32_ STS1	GP31_ STS1	GP30_ STS1	GP29_ STS1	GP28_ STS1	GP27_ STS1	GP26_ STS1	GP25_ STS1	GP24_ STS1	GP23_ STS1	GP22_ STS1	GP21_ STS1	GP20_ STS1	GP19_ STS1	GP18_ STS1	GP17_ STS1	0000h
R6290 (1892h)	IRQ1_Raw_Status_19	0	0	0	0	0	0	0	0	0	0	GP38_ STS1	GP37_ STS1	GP36_ STS1	GP35_ STS1	GP34_ STS1	GP33_ STS1	0000h
R6293 (1895h)	IRQ1_Raw_Status_22	0	0	0	0	0	0	0	0	EVENT8_ NOT_ EMPTY_ STS1	EVENT7_ NOT_ EMPTY_ STS1	EVENT6_ NOT_ EMPTY_ STS1	EVENT5_ NOT_ EMPTY_ STS1	EVENT4_ NOT_ EMPTY_ STS1	EVENT3_ NOT_ EMPTY_ STS1	EVENT2_ NOT_ EMPTY_ STS1	EVENT1_ NOT_ EMPTY_ STS1	0000h
R6294 (1896h)	IRQ1_Raw_Status_23	0	0	0	0	0	0	0	0	EVENT8_ FULL_ STS1	EVENT7_ FULL_ STS1	EVENT6_ FULL_ STS1	EVENT5_ FULL_ STS1	EVENT4_ FULL_ STS1	EVENT3_ FULL_ STS1	EVENT2_ FULL_ STS1	EVENT1_ FULL_ STS1	0000h
R6295 (1897h)	IRQ1_Raw_Status_24	0	0	0	0	0	0	0	0	EVENT8_ WMARK_ STS1	EVENT7_ WMARK_ STS1	EVENT6_ WMARK_ STS1	EVENT5_ WMARK_ STS1	EVENT4_ WMARK_ STS1	EVENT3_ WMARK_ STS1	EVENT2_ WMARK_ STS1	EVENT1_ WMARK_ STS1	0000h
R6296 (1898h)	IRQ1_Raw_Status_25	0	0	0	0	0	0	0	0	0	DSP7_ DMA_ STS1	DSP6_ DMA_ STS1	DSP5_ DMA_ STS1	DSP4_ DMA_ STS1	DSP3_ DMA_ STS1	DSP2_ DMA_ STS1	DSP1_ DMA_ STS1	0000h



Register	Name	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R6301 (189Dh)	IRQ1_Raw_Status_30	0	0	0	0	0	0	0	0	0	DSP7_ BUSY_ STS1	DSP6_ BUSY_ STS1	DSP5_ BUSY_ STS1	DSP4_ BUSY_ STS1	DSP3_ BUSY_ STS1	DSP2_ BUSY_ STS1	DSP1_ BUSY_ STS1	0000h
R6400 (1900h)	IRQ2_Status_1	DSP_ SHARED_ WR_ COLL_ EINT2	0	0	CTRLIF_ ERR_ EINT2	0	0	SYSCLK_ FAIL_ EINT2	0	BOOT_ DONE_ EINT2	0	0	0	0	0	0	0	0000h
R6401 (1901h)	IRQ2_Status_2	0	0	0	0	FLL_AO_ LOCK_ EINT2	0	FLL2_ LOCK_ EINT2	FLL1_ LOCK_ EINT2	0	0	0	0	0	0	0	0	0000h
R6405 (1905h)	IRQ2_Status_6	0	0	0	0	0	0	MICDET2_ EINT2	MICDET1_ EINT2	0	0	0	0	0	0	0	HPDET_ EINT2	0000h
R6406 (1906h)	IRQ2_Status_7	0	0	0	0	0	0	0	0	0	0	MICD_ CLAMP_ FALL_ EINT2	MICD_ CLAMP_ RISE_ EINT2	JD2_ FALL_ EINT2	JD2_ RISE_ EINT2	JD1_ FALL_ EINT2	JD1_ RISE_ EINT2	0000h
R6408 (1908h)	IRQ2_Status_9	0	0	0	0	ASRC2_ IN2_ LOCK_ EINT2	ASRC2_ IN1_ LOCK_ EINT2	ASRC1_ IN2_ LOCK_ EINT2	ASRC1_ IN1_ LOCK_ EINT2	0	0	0	0	0	0	DRC2_ SIG_DET_ EINT2	DRC1_ SIG_DET_ EINT2	0000h
R6410 (190Ah)	IRQ2_Status_11	DSP_ IRQ16_ EINT2	DSP_ IRQ15_ EINT2	DSP_ IRQ14_ EINT2	DSP_ IRQ13_ EINT2	DSP_ IRQ12_ EINT2	DSP_ IRQ11_ EINT2	DSP_ IRQ10_ EINT2	DSP_ IRQ9_ EINT2	DSP_ IRQ8_ EINT2	DSP_ IRQ7_ EINT2	DSP_ IRQ6_ EINT2	DSP_ IRQ5_ EINT2	DSP_ IRQ4_ EINT2	DSP_ IRQ3_ EINT2	DSP_ IRQ2_ EINT2	DSP_ IRQ1_ EINT2	0000h
R6411 (190Bh)	IRQ2_Status_12	0	0	0	0	0	0	0	0	0	0	HP3R_ SC_EINT2	HP3L_SC_ EINT2	HP2R_ SC_EINT2	HP2L_SC_ EINT2	HP1R_ SC_EINT2	HP1L_SC_ EINT2	0000h
R6412 (190Ch)	IRQ2_Status_13	0	0	0	0	0	0	0	0	0	0	HP3R_ ENABLE_ DONE_ EINT2	HP3L_ ENABLE_ DONE_ EINT2	HP2R_ ENABLE_ DONE_ EINT2	HP2L_ ENABLE_ DONE_ EINT2	HP1R_ ENABLE_ DONE_ EINT2	HP1L_ ENABLE_ DONE_ EINT2	0000h
R6413 (190Dh)	IRQ2_Status_14	0	0	0	0	0	0	0	0	0	0	HP3R_ DISABLE_ DONE_ EINT2	HP3L_ DISABLE_ DONE_ EINT2	HP2R_ DISABLE_ DONE_ EINT2	HP2L_ DISABLE_ DONE_ EINT2	HP1R_ DISABLE_ DONE_ EINT2	HP1L_ DISABLE_ DONE_ EINT2	0000h
R6416 (1910h)	IRQ2_Status_17	GP16_ EINT2	GP15_ EINT2	GP14_ EINT2	GP13_ EINT2	GP12_ EINT2	GP11_ EINT2	GP10_ EINT2	GP9_ EINT2	GP8_ EINT2	GP7_ EINT2	GP6_ EINT2	GP5_ EINT2	GP4_ EINT2	GP3_ EINT2	GP2_ EINT2	GP1_ EINT2	0000h
R6417 (1911h)	IRQ2_Status_18	GP32_ EINT2	GP31_ EINT2	GP30_ EINT2	GP29_ EINT2	GP28_ EINT2	GP27_ EINT2	GP26_ EINT2	GP25_ EINT2	GP24_ EINT2	GP23_ EINT2	GP22_ EINT2	GP21_ EINT2	GP20_ EINT2	GP19_ EINT2	GP18_ EINT2	GP17_ EINT2	0000h
R6418 (1912h)	IRQ2_Status_19	0	0	0	0	0	0	0	0	0	0	GP38_ EINT2	GP37_ EINT2	GP36_ EINT2	GP35_ EINT2	GP34_ EINT2	GP33_ EINT2	0000h
R6420 (1914h)	IRQ2_Status_21	0	0	0	0	0	0	0	0	TIMER8_ EINT2	TIMER7_ EINT2	TIMER6_ EINT2	TIMER5_ EINT2	TIMER4_ EINT2	TIMER3_ EINT2	TIMER2_ EINT2	TIMER1_ EINT2	0000h
R6421 (1915h)	IRQ2_Status_22	0	0	0	0	0	0	0	0	EVENT8_ NOT_ EMPTY_ EINT2	EVENT7_ NOT_ EMPTY_ EINT2	EVENT6_ NOT_ EMPTY_ EINT2	EVENT5_ NOT_ EMPTY_ EINT2	EVENT4_ NOT_ EMPTY_ EINT2	EVENT3_ NOT_ EMPTY_ EINT2	EVENT2_ NOT_ EMPTY_ EINT2	EVENT1_ NOT_ EMPTY_ EINT2	0000h
R6422 (1916h)	IRQ2_Status_23	0	0	0	0	0	0	0	0	EVENT8_ FULL_ EINT2	EVENT7_ FULL_ EINT2	EVENT6_ FULL_ EINT2	EVENT5_ FULL_ EINT2	EVENT4_ FULL_ EINT2	EVENT3_ FULL_ EINT2	EVENT2_ FULL_ EINT2	EVENT1_ FULL_ EINT2	0000h
R6423 (1917h)	IRQ2_Status_24	0	0	0	0	0	0	0	0	EVENT8_ WMARK_ EINT2	EVENT7_ WMARK_ EINT2	EVENT6_ WMARK_ EINT2	EVENT5_ WMARK_ EINT2	EVENT4_ WMARK_ EINT2	EVENT3_ WMARK_ EINT2	EVENT2_ WMARK_ EINT2	EVENT1_ WMARK_ EINT2	0000h
R6424 (1918h)	IRQ2_Status_25	0	0	0	0	0	0	0	0	0	DSP7_ DMA_ EINT2	DSP6_ DMA_ EINT2	DSP5_ DMA_ EINT2	DSP4_ DMA_ EINT2	DSP3_ DMA_ EINT2	DSP2_ DMA_ EINT2	DSP1_ DMA_ EINT2	0000h
R6426 (191Ah)	IRQ2_Status_27	0	0	0	0	0	0	0	0	0	DSP7_ START1_ EINT2	DSP6_ START1_ EINT2	DSP5_ START1_ EINT2	DSP4_ START1_ EINT2	DSP3_ START1_ EINT2	DSP2_ START1_ EINT2	DSP1_ START1_ EINT2	0000h
R6427 (191Bh)	IRQ2_Status_28	0	0	0	0	0	0	0	0	0	DSP7_ START2_ EINT2	DSP6_ START2_ EINT2	DSP5_ START2_ EINT2	DSP4_ START2_ EINT2	DSP3_ START2_ EINT2	DSP2_ START2_ EINT2	DSP1_ START2_ EINT2	0000h
R6429 (191Dh)	IRQ2_Status_30	0	0	0	0	0	0	0	0	0	DSP7_ BUSY_ EINT2	DSP6_ BUSY_ EINT2	DSP5_ BUSY_ EINT2	DSP4_ BUSY_ EINT2	DSP3_ BUSY_ EINT2	DSP2_ BUSY_ EINT2	DSP1_ BUSY_ EINT2	0000h
R6430 (191Eh)	IRQ2_Status_31	0	0	0	0	0	0	0	0	0	0	0	0	0	MIF3_ DONE_ EINT2	MIF2_ DONE_ EINT2	MIF1_ DONE_ EINT2	0000h
R6431 (191Fh)	IRQ2_Status_32	0	0	0	0	0	0	0	0	0	0	0	0	0	MIF3_ BLOCK_ EINT2	MIF2 BLOCK_ EINT2	MIF1_ BLOCK_ EINT2	0000h
R6464 (1940h)	IRQ2_Mask_1	IM_DSP_ SHARED_ WR_ COLE_ EINT2	0	0	IM_ CTRLIF_ ERR_ EINT2	0	0	IM_ SYSCLK_ FAIL_ EINT2	0	IM_BOOT_ DONE_ EINT2	0	0	0	0	0	0	0	9280h
R6465 (1941h)	IRQ2_Mask_2	1	1	1	1	IM_FLL_ ĀO_ LOCK_ EINT2	0	IM_FLL2_ LOCK_ EINT2	IM_FLL1_ LOCK_ EINT2	0	0	0	0	0	0	0	0	FB00h
R6469 (1945h)	IRQ2_Mask_6	0	0	0	0	0	0	IM_ MICDET2_ EINT2	IM_ MICDET1_ EINT2	0	0	0	0	0	0	0	IM_ HPDET_ EINT2	0301h
R6470 (1946h)	IRQ2_Mask_7	0	0	0	0	0	0	0	0	0	0	IM_MICD_ CLAMP_ FALL_ EINT2	IM_MICD_ CLAMP_ RISE_ EINT2	IM_JD2_ FALL_ EINT2	IM_JD2_ RISE_ EINT2	IM_JD1_ FALL_ EINT2	IM_JD1_ RISE_ EINT2	003Fh
R6472 (1948h)	IRQ2_Mask_9	0	0	0	0	IM_ ASRC2_ IN2_ LOCK_ EINT2	IM_ ASRC2_ IN1_ LOCK_ EINT2	IM_ ASRC1_ IN2_ LOCK_ EINT2	IM_ ASRC1_ IN1_ LOCK_ EINT2	0	0	0	0	0	1	IM_DRC2_ SIG_DET_ EINT2	IM_DRC1_ SIG_DET_ EINT2	0F07h



Register	Name	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R6474 (194Ah)	IRQ2_Mask_11	IM_DSP_ IRQ16_ EINT2	IM_DSP_ IRQ15_ EINT2	IM_DSP_ IRQ14_ EINT2	IM_DSP_ IRQ13_ EINT2	IM_DSP_ IRQ12_ EINT2	IM_DSP_ IRQ11_ EINT2	IM_DSP_ IRQ10_ EINT2	IM_DSP_ IRQ9_ EINT2	IM_DSP_ IRQ8_ EINT2	IM_DSP_ IRQ7_ EINT2	IM_DSP_ IRQ6_ EINT2	IM_DSP_ IRQ5_ EINT2	IM_DSP_ IRQ4_ EINT2	IM_DSP_ IRQ3_ EINT2	IM_DSP_ IRQ2_ EINT2	IM_DSP_ IRQ1_ EINT2	FFFFh
R6475 (194Bh)	IRQ2_Mask_12	0	0	0	0	0	0	0	0	0	0	IM_HP3R_ SC_EINT2	IM_HP3L_ SC_EINT2	IM_HP2R_ SC_EINT2	IM HP2L	IM_HP1R_ SC_EINT2	IM_HP1L_ SC_EINT2	003Fh
R6476 (194Ch)	IRQ2_Mask_13	0	0	0	0	0	0	0	0	0	0	IM_HP3R_ ENABLE_ DONE_ EINT2	IM_HP3L_ ENABLE_ DONE_ EINT2	IM_HP2R_ ENABLE_ DONE_ EINT2	IM_HP2L_ ENABLE_ DONE_ EINT2	IM_HP1R_ ENABLE_ DONE_ EINT2	IM_HP1L_ ENABLE_ DONE_ EINT2	003Fh
R6477 (194Dh)	IRQ2_Mask_14	0	0	0	0	0	0	0	0	0	0	IM_HP3R_ DISABLE_ DONE_ EINT2	IM_HP3L_ DISABLE_ DONE_ EINT2	IM_HP2R_ DISABLE_ DONE_ EINT2	IM_HP2L_ DISABLE_ DONE_ EINT2	IM_HP1R_ DISABLE_ DONE_ EINT2	IM_HP1L_ DISABLE_ DONE_ EINT2	003Fh
R6480 (1950h)	IRQ2_Mask_17	IM_GP16_ EINT2	IM_GP15_ EINT2	IM_GP14_ EINT2	IM_GP13_ EINT2	IM_GP12_ EINT2	IM_GP11_ EINT2	IM_GP10_ EINT2	IM_GP9_ EINT2	IM_GP8_ EINT2	IM_GP7_ EINT2	IM_GP6_ EINT2	IM_GP5_ EINT2	IM_GP4_ EINT2	IM_GP3_ EINT2	IM_GP2_ EINT2	IM_GP1_ EINT2	FFFFh
R6481 (1951h)	IRQ2_Mask_18	IM_GP32_ EINT2	IM_GP31_ EINT2	IM_GP30_ EINT2	IM_GP29_ EINT2	IM_GP28_ EINT2	IM_GP27_ EINT2	IM_GP26_ EINT2	IM_GP25_ EINT2	IM_GP24_ EINT2	IM_GP23_ EINT2	IM_GP22_ EINT2	IM_GP21_ EINT2	IM_GP20_ EINT2	IM_GP19_ EINT2	IM_GP18_ EINT2	IM_GP17_ EINT2	FFFFh
R6482 (1952h)	IRQ2_Mask_19	0	0	0	0	0	0	0	0	0	0	IM_GP38_ EINT2	IM_GP37_ EINT2	IM_GP36_ EINT2	IM_GP35_ EINT2	IM_GP34_ EINT2	IM_GP33_ EINT2	003Fh
R6484 (1954h)	IRQ2_Mask_21	0	0	0	0	0	0	0	0	IM_ TIMER8_ EINT2	IM_ TIMER7_ EINT2	IM_ TIMER6_ EINT2	IM_ TIMER5_ EINT2	IM_ TIMER4_ EINT2	IM_ TIMER3_ EINT2	IM TIMER2_ EINT2	IM_ TIMER1_ EINT2	00FFh
R6485 (1955h)	IRQ2_Mask_22	0	0	0	0	0	0	0	0	IM_ EVENT8_ NOT_ EMPTY_ EINT2	IM_ EVENT7_ NOT_ EMPTY_ EINT2	IM_ EVENT6_ NOT_ EMPTY_ EINT2	IM_ EVENT5_ NOT_ EMPTY_ EINT2	IM_ EVENT4_ NOT_ EMPTY_ EINT2	IM_ EVENT3_ NOT_ EMPTY_ EINT2	IM EVENT2_ NOT_ EMPTY_ EINT2	IM_ EVENT1_ NOT_ EMPTY_ EINT2	00FFh
R6486 (1956h)	IRQ2_Mask_23	0	0	0	0	0	0	0	0	IM_ EVENT8_ FULL_ EINT2	IM_ EVENT7_ FULL_ EINT2	IM_ EVENT6_ FULL_ EINT2	IM_ EVENT5_ FULL_ EINT2	IM_ EVENT4_ FULL_ EINT2	IM_ EVENT3_ FULL_ EINT2	IM_ EVENT2_ FULL_ EINT2	IM_ EVENT1_ FULL_ EINT2	00FFh
R6487 (1957h)	IRQ2_Mask_24	0	0	0	0	0	0	0	0	IM_ EVENT8_ WMARK_ EINT2	IM_ EVENT7_ WMARK_ EINT2	IM_ EVENT6_ WMARK_ EINT2	IM_ EVENT5_ WMARK_ EINT2	IM_ EVENT4_ WMARK_ EINT2	IM_ EVENT3_ WMARK_ EINT2	IM_ EVENT2_ WMARK_ EINT2	IM_ EVENT1_ WMARK_ EINT2	00FFh
R6488 (1958h)	IRQ2_Mask_25	0	0	0	0	0	0	0	0	0	IM_DSP7_ DMA_ EINT2	IM_DSP6_ DMA_ EINT2	IM_DSP5_ DMA_ EINT2	IM_DSP4_ DMA_ EINT2	IM_DSP3_ DMA_ EINT2	IM_DSP2_ DMA_ EINT2	IM_DSP1_ DMA_ EINT2	007Fh
R6490 (195Ah)	IRQ2_Mask_27	0	0	0	0	0	0	0	0	0	IM_DSP7_ START1_ EINT2	IM_DSP6_ START1_ EINT2	IM_DSP5_ START1_ EINT2	IM_DSP4_ START1_ EINT2	IM_DSP3_ START1_ EINT2	IM_DSP2_ START1_ EINT2	IM_DSP1_ START1_ EINT2	007Fh
R6491 (195Bh)	IRQ2_Mask_28	0	0	0	0	0	0	0	0	0	IM_DSP7_ START2_ EINT2	IM_DSP6_ START2_ EINT2	IM_DSP5_ START2_ EINT2	IM_DSP4_ START2_ EINT2	IM_DSP3_ START2_ EINT2	IM_DSP2_ START2_ EINT2	IM_DSP1_ START2_ EINT2	007Fh
R6493 (195Dh)	IRQ2_Mask_30	0	0	0	0	0	0	0	0	0	IM_DSP7_ BUSY_ EINT2	IM_DSP6_ BUSY_ EINT2	IM_DSP5_ BUSY_ EINT2	IM_DSP4_ BUSY_ EINT2	IM_DSP3_ BUSY_ EINT2	IM_DSP2_ BUSY_ EINT2	IM_DSP1_ BUSY_ EINT2	007Fh
R6494 (195Eh)	IRQ2_Mask_31	0	0	0	0	0	0	0	0	0	0	0	0	0	IM_MIF3_ DONE_ EINT2	IM_MIF2_ DONE_ EINT2	IM_MIF1_ DONE_ EINT2	0007h
R6495 (195Fh)	IRQ2_Mask_32	0	0	0	0	0	0	0	0	0	0	0	0	0	IM_MIF3_ BLOCK_ EINT2	IM_MIF2_ BLOCK_ EINT2	IM_MIF1_ BLOCK_ EINT2	0007h
R6528 (1980h)	IRQ2_Raw_Status_1	0	0	0	CTRLIF_ ERR_ STS2	0	0	0	0	BOOT_ DONE_ STS2	0	0	0	0	0	0	0	0000h
R6529 (1981h)	IRQ2_Raw_Status_2	0	0	0	0	FLL_AO_ LOCK_ STS2	0	FLL2_ LOCK_ STS2	FLL1_ LOCK_ STS2	0	0	0	0	0	0	0	0	0000h
R6534 (1986h)	IRQ2_Raw_Status_7	0	0	0	0	0	0	0	0	0	0	0	MICD_ CLAMP_ STS2	0	JD2_STS2	0	JD1_STS2	0000h
R6536 (1988h)	IRQ2_Raw_Status_9	0	0	0	0	ASRC2_ IN2_ LOCK_ STS2	ASRC2_ IN1_ LOCK_ STS2	ASRC1_ IN2_ LOCK_ STS2	ASRC1_ IN1_ LOCK_ STS2	0	0	0	0	0	0	DRC2_ SIG_DET_ STS2	DRC1_ SIG_DET_ STS2	0000h
R6539 (198Bh)	IRQ2_Raw_Status_12	0	0	0	0	0	0	0	0	0	0	HP3R_ SC_STS2	HP3L_SC_ STS2	HP2R_ SC_STS2	HP2L_SC_ STS2	HP1R_ SC_STS2	HP1L_SC_ STS2	0000h
R6540 (198Ch)	IRQ2_Raw_Status_13	0	0	0	0	0	0	0	0	0	0	HP3R ENABLE_ DONE_ STS2	HP3L_ ENABLE_ DONE_ STS2	HP2R ENABLE_ DONE_ STS2	HP2L_ ENABLE_ DONE_ STS2	HP1R_ ENABLE_ DONE_ STS2	HP1L_ ENABLE_ DONE_ STS2	0000h
R6541 (198Dh)	IRQ2_Raw_Status_14	0	0	0	0	0	0	0	0	0	0	HP3R_ DISABLE_ DONE_ STS2	HP3L_ DISABLE_ DONE_ STS2	HP2R_ DISABLE_ DONE_ STS2	HP2L_ DISABLE_ DONE_ STS2	HP1R_ DISABLE_ DONE_ STS2	HP1L_ DISABLE_ DONE_ STS2	0000h
R6544 (1990h)	IRQ2_Raw_Status_17	GP16_ STS2	GP15_ STS2	GP14_ STS2	GP13_ STS2	GP12_ STS2	GP11_ STS2	GP10_ STS2	GP9_STS2	GP8_STS2	GP7_STS2	GP6_STS2	GP5_STS2	GP4_STS2	GP3_STS2	GP2_STS2	GP1_STS2	0000h
R6545 (1991h)	IRQ2_Raw_Status_18	GP32_ STS2	GP31_ STS2	GP30_ STS2	GP29_ STS2	GP28_ STS2	GP27_ STS2	GP26_ STS2	GP25_ STS2	GP24_ STS2	GP23_ STS2	GP22_ STS2	GP21_ STS2	GP20_ STS2	GP19_ STS2	GP18_ STS2	GP17_ STS2	0000h
R6546 (1992h)	IRQ2_Raw_Status_19	0	0	0	0	0	0	0	0	0	0	GP38_ STS2	GP37_ STS2	GP36_ STS2	GP35_ STS2	GP34_ STS2	GP33_ STS2	0000h
R6549 (1995h)	IRQ2_Raw_Status_22	0	0	0	0	0	0	0	0	EVENT8_ NOT_ EMPTY_ STS2	EVENT7_ NOT_ EMPTY_ STS2	EVENT6_ NOT_ EMPTY_ STS2	EVENT5_ NOT_ EMPTY_ STS2	EVENT4_ NOT_ EMPTY_ STS2	EVENT3_ NOT_ EMPTY_ STS2	EVENT2_ NOT_ EMPTY_ STS2	EVENT1_ NOT_ EMPTY_ STS2	0000h
R6550 (1996h)	IRQ2_Raw_Status_23	0	0	0	0	0	0	0	0	EVENT8_ FULL_ STS2	EVENT7_ FULL_ STS2	EVENT6_ FULL_ STS2	EVENT5_ FULL_ STS2	EVENT4_ FULL_ STS2	EVENT3_ FULL_ STS2	EVENT2_ FULL_ STS2	EVENT1_ FULL_ STS2	0000h
R6551 (1997h)	IRQ2_Raw_Status_24	0	0	0	0	0	0	0	0	EVENT8_ WMARK_ STS2	EVENT7_ WMARK_ STS2	EVENT6_ WMARK_ STS2	EVENT5_ WMARK_ STS2	EVENT4_ WMARK_ STS2	EVENT3_ WMARK_ STS2	EVENT2_ WMARK_ STS2	EVENT1_ WMARK_ STS2	0000h



Table 6-1. Register Map Definition—16-bit region (Cont.)

Register	Name	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Default
R6552 (1998h)	IRQ2_Raw_Status_25	0	0	0	0	0	0	0	0	0	DSP7_ DMA_ STS2	DSP6_ DMA_ STS2	DSP5_ DMA_ STS2	DSP4_ DMA_ STS2	DSP3_ DMA_ STS2	DSP2_ DMA_ STS2	DSP1_ DMA_ STS2	0000h
R6557 (199Dh)	IRQ2_Raw_Status_30	0	0	0	0	0	0	0	0	0	DSP7_ BUSY_ STS2	DSP6_ BUSY_ STS2	DSP5_ BUSY_ STS2	DSP4_ BUSY_ STS2	DSP3_ BUSY_ STS2	DSP2_ BUSY_ STS2	DSP1_ BUSY_ STS2	0000h
R6662 (1A06h)	Interrupt_Debounce_7	0	0	0	0	0	0	0	0	0	0	0	MICD_ CLAMP_ DB	0	JD2_DB	0	JD1_DB	0000h
R6784 (1A80h)	IRQ1_CTRL	0	1	0	0	IM_IRQ1	IRQ_POL	IRQ_OP_ CFG	0	0	0	0	0	0	0	0	0	4400h
R6786 (1A82h)	IRQ2_CTRL	0	0	0	0	IM_IRQ2	0	0	0	0	0	0	0	0	0	0	0	0000h
R6816 (1AA0h)	Interrupt_Raw_Status_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	IRQ2_STS	IRQ1_STS	0000h
R6848 (1AC0h)	GPIO_Debounce_Config	0	0	0	0	0	0	0	0	0	0	0	0		GP_DBT	TME [3:0]		0000h
R6864 (1AD0h)	AOD_Pad_Ctrl	0	1	0	0	0	0	0	0	0	0	0	0	0	0	RESET_ PU	RESET_ PD	4002h

The 32-bit DSP register space is described in Table 6-2.

Table 6-2. Register Map Definition—32-bit region

Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R12288	WSEQ_Sequence_1	WSEQ	DATA_WID							WSE	Q_ADDR	0 [12:0]				ı	ı	0000F000h
(3000h)				LAY0 [3:0]		W	SEQ_DATA	_START0 [3:0]	L			WSEQ_I	DATA0 [7:0]				<u> </u>
R12290 (3002h)	WSEQ_Sequence_2	WSEQ	_DATA_WID				OFO DATA	OTADT4 [0.01	WSE	Q_ADDR	1 [12:0]	WOEO	DATA4 (7:0)				0000F000h
, ,	MOEO 0	14/050	WSEQ_DE			VV	SEQ_DATA	_START1 [3.0]	14/05	0 4000	0.740.01	WSEQ_I	DATA1 [7:0]				000050001
R12292 (3004h)	WSEQ_Sequence_3	WSEQ	_DATA_WID	LAY2 [3:0]		l w	SEO DATA	START2 [3-∩1	WSE	Q_ADDR	2 [12:0]	WSFO I	DATA2 [7:0]				0000F000h
R12294	WSEQ Sequence 4	WSEO	DATA WID				024_0/11/		5.0]	WSF	Q ADDR	3 [12:0]	11024_1	37 ti7 ti2 [7.0]				0000F000h
(3006h)	WOLQ_Sequence_4	HOLG	WSEQ DE			l w	SEQ DATA	START3 [3:01	1	.w_/10011	0 [12.0]	WSEQ I	DATA3 [7:0]				- 000001 000011
R12296	WSEQ Sequence 5	WSEQ	DATA WID			l	<u>-</u>			WSE	Q ADDR	4 [12:0]						82253719h
(3008h)				LAY4 [3:0]		W	SEQ DATA	START4 [3:01	1		. [,	WSEQ I	DATA4 [7:0]				
R12298	WSEQ_Sequence_6	WSEQ	DATA WID			l				WSE	Q ADDR	5 [12:0]						C2300001h
(300Ah)			WSEQ DE		<u> </u>	W	SEQ DATA	START5 [3:0]		_		WSEQ [DATA5 [7:0]				1
R12300	WSEQ Sequence 7	WSEQ	DATA_WID	TH6 [2:0]						WSE	Q_ADDR	6 [12:0]						02251301h
(300Ch)			WSEQ_DE	LAY6 [3:0]		W	SEQ_DATA	START6 [3:0]				WSEQ_I	DATA6 [7:0]				1
R12302	WSEQ_Sequence_8	WSEQ	DATA_WID	TH7 [2:0]						WSE	Q_ADDR	7 [12:0]						8225191Fh
(300Eh)			WSEQ_DE	LAY7 [3:0]		W	SEQ_DATA	START7 [3:0]				WSEQ_I	DATA7 [7:0]				1
R12304	WSEQ_Sequence_9	WSEQ	DATA_WID	TH8 [2:0]						WSE	Q_ADDR	8 [12:0]						82310B00h
(3010h)			WSEQ_DE	LAY8 [3:0]		W	SEQ_DATA	_START8 [3:0]				WSEQ_I	DATA8 [7:0]] '
R12306	WSEQ_Sequence_10	WSEQ	DATA_WID	TH9 [2:0]						WSE	Q_ADDR	9 [12:0]						E231023Bh
(3012h)			WSEQ_DE	LAY9 [3:0]		W	SEQ_DATA	_START9 [3:0]				WSEQ_I	DATA9 [7:0]] '
R12308	WSEQ_Sequence_11	WSEQ_	DATA_WIDT	H10 [2:0]						WSE	Q_ADDR1	0 [12:0]						02313B01h
(3014h)			WSEQ_DE	LAY10 [3:0]		W:	SEQ_DATA	_START10	[3:0]				WSEQ_D	ATA10 [7:0]] '
R12310	WSEQ_Sequence_12	WSEQ_	DATA_WIDT	H11 [2:0]						WSE	Q_ADDR1	1 [12:0]						62300000h
(3016h)			WSEQ_DE	LAY11 [3:0]		W	SEQ_DATA	_START11 [[3:0]				WSEQ_D	ATA11 [7:0]]
R12312	WSEQ_Sequence_13	WSEQ_	DATA_WIDT	H12 [2:0]						WSE	Q_ADDR1	2 [12:0]						E2314288h
(3018h)			WSEQ_DE	LAY12 [3:0]		W	SEQ_DATA	_START12	[3:0]				WSEQ_D	ATA12 [7:0]				
R12314	WSEQ_Sequence_14	WSEQ_	DATA_WIDT	H13 [2:0]						WSE	Q_ADDR1	3 [12:0]						02310B00h
(301Ah)			WSEQ_DE			W	SEQ_DATA	_START13	[3:0]				WSEQ_D	ATA13 [7:0]				
R12316	WSEQ_Sequence_15	WSEQ_	DATA_WIDT							WSE	Q_ADDR1	4 [12:0]						02310B00h
(301Ch)			WSEQ_DE			W:	SEQ_DATA	_START14	[3:0]				WSEQ_D	ATA14 [7:0]				
R12318	WSEQ_Sequence_16	WSEQ_	DATA_WIDT							WSE	Q_ADDR1	5 [12:0]						02250E01h
(301Eh)			WSEQ_DE			W	SEQ_DATA	_START15	[3:0]				WSEQ_L	ATA15 [7:0]				
R12320 (3020h)	WSEQ_Sequence_17	WSEQ_	DATA_WIDT				OFO DATA	OTA DT40	20.01	WSE	Q_ADDR1	6 [12:0]	W050 5	ATA 40 FT 01				42310C02h
,	MOTO 0 40	MOEO	WSEQ_DE			VV	SEQ_DATA	_START16	[3:0]	WOE	0 ADDD4	7 [40.0]	WSEQ_L	ATA16 [7:0]				E0040007h
R12322 (3022h)	WSEQ_Sequence_18	WSEQ_	DATA_WIDT			10/2	DATA	CTADT17	2.01	WSE	Q_ADDR1	7 [12:0]	WCEO D	ATA 17 [7:0]				E2310227h
R12324	MCEO Comuence 10	WCEO	WSEQ_DE DATA_WIDT			VV-	SEQ_DAIA	_START17	[3.0]	WEE	Q ADDR1	0 [12:0]	WSEQ_L	ATA17 [7:0]				022120016
(3024h)	WSEQ_Sequence_19	WSEQ_	WSEQ DE			1 1/1	SEO DATA	START18	3.01	WOE	Z_ADDK	0 [12.0]	WSEO D	ATA18 [7:0]				02313B01h
R12326	WSEQ Sequence 20	WSEO	DATA WIDT			***	JLQ_DAIA	_01/1/11/10	J.0]	WSE	Q ADDR1	0 [12:0]	WOLQ_L	AIA10 [1.0]				E2314266h
(3026h)	WSEQ_Sequence_20	WOLQ_		LAY19 [3:0]		W	SEO DATA	START19	3.01	WOL	ע_אטטווו	9 [12.0]	WSEO D	ATA19 [7:0]				
R12328	WSEQ Sequence 21	WSFQ	DATA WIDT				ora_brini	_01/11(110)	[0.0]	WSF	Q ADDR2	0 [12:0]	WOLK_E	7117110 [1.0]				E2315294h
(3028h)	WOLQ_OCQUEINCE_Z1			LAY20 [3:0]		W:	SEO DATA	START20	3:01	1	<u></u>	.0 [12.0]	WSFO D	ATA20 [7:0]				- 1020411
R12330	WSEQ Sequence 22	WSEO	DATA WIDT							WSE	Q ADDR2	21 [12:0]		[]				02310B00h
(302Ah)				LAY21 [3:0]	1	W:	SEQ DATA	START21	[3:0]	1		[]	WSEQ D	ATA21 [7:0]				7
R12332	WSEQ_Sequence_23	WSEQ	DATA WIDT						•	WSE	Q_ADDR2	22 [12:0]		,				02310B00h
(302Ch)			WSEQ DE		1	W:	SEQ DATA	START22	[3:0]				WSEQ D	ATA22 [7:0]				1
R12334	WSEQ Sequence 24	WSEQ	DATA_WIDT						-	WSE	Q_ADDR2	3 [12:0]						E2251734h
(302Eh)			WSEQ_DE	LAY23 [3:0]	1	W	SEQ_DATA	START23	[3:0]		-		WSEQ D	ATA23 [7:0]				1 '



193000 1	Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	1		16 0	Default
Fig236 SEC Sequence 28 OSED DAN DIFFERENT WISE DANS STATES DID WISE DANS STATES		WSEQ_Sequence_25	WSEQ_				WC	EO DATA	CTADT24 I	2.01	WSEC	_ADDR24	[12:0]	WSEO D	ATA 24 [7:0]	•		•		0225F501h
	R12338	WSEQ_Sequence_26	WSEQ_	DATA_WIDT	H25 [2:0]						WSEC	_ADDR25	[12:0]							0000F000h
	R12340	WSEQ_Sequence_27	WSEQ_				VVS	EQ_DATA	_51AR125	[3.0]	WSEC	_ADDR26	[12:0]	WSEQ_D	A1A25 [7.U]					0000F000h
1900 1	` '		WOEO				WS	EQ_DATA	_START26	[3:0]	WOE	ADDD07	[40.0]	WSEQ_D	ATA26 [7:0]					000050001
		WSEQ_Sequence_28	WSEQ_				WS	EQ DATA	START27	[3:0]	WSEC	(_ADDR2/	[12:0]	WSEQ D	ATA27 [7:0]					0000F000h
		WSEQ_Sequence_29	WSEQ_				WS	EO DATA	STADTOR	3.01	WSEC	_ADDR28	[12:0]	WSEO D	ATA 28 [7:0]					0000F000h
1712566 NSEQ_Sequence_31	R12346	WSEQ_Sequence_30	WSEQ_				VVO	DEQ_DATA_	_START20	[3.0]	WSEC	_ADDR29	[12:0]	WOEQ_D	A1A20 [1.0]					0000F000h
1935(1) WISEQ_DELAYS [13] WISEQ_DATA_STATUS [18] WISEQ_DATA_STATUS [19] OZZ OZ	, ,	MISEO Seguence 21	WSEO				WS	EQ_DATA	_START29	[3:0]	WSEC	VDDD30	[12:0]	WSEQ_D	ATA29 [7:0]					0000E000h
1905		WSEQ_Sequence_31	WOEQ_				WS	EQ_DATA	START30	[3:0]	WOE	(_ADDR30	[12.0]	WSEQ_D	ATA30 [7:0]					0000F000h
		WSEQ_Sequence_32	WSEQ_			Ī	WS	EO DATA	QTADT31 I	3.01	WSEC	_ADDR31	[12:0]	WSEO D	ΛΤΛ31 [7·0]					02253A01h
R17356 WSEQ_Sequence_35 WSEQ_DAM_MIDTHAST_PET_ WSEQ_DAM_STARTTS [R0] WSEQ_DAM_STARTTS [R0]	R12352	WSEQ_Sequence_33	WSEQ_				VVO	LQ_DAIA	_OTAINIOT	J.0]	WSEC	_ADDR32	[12:0]	WOLQ_D	A1A01 [1.0]					C2251300h
1,93429	` '	MISEO Seguence 24	Ween				WS	EQ_DATA	_START32	[3:0]	Wee	V VDDD33	[12:0]	WSEQ_D	ATA32 [7:0]					02250B00h
1,004-01 1,005-02 1,00		WSEQ_Sequence_54	WOLQ				WS	EQ_DATA	_START33	[3:0]	WOLG	(_ADDINOS	[12.0]	WSEQ_D	ATA33 [7:0]					0223000011
R12328 WSEQ_Sequence_36 WSEQ_DATA_WINTERS_E0] WSEQ_DATA_STRATES_E0] WSEQ_DATASS_F0] O000 O000		WSEQ_Sequence_35	WSEQ_				WS	EO DATA	CTVDT341	3.01	WSEC	_ADDR34	[12:0]	WSEO D	VLV34 [2:0]					0225FF01h
R12390 MSEQ_Sequence_37 MSEQ_DATA_WINTENDED MSEQ_DATA_STARTS [5:0] MSEQ_DATA_STARTS [7:0] MSEQ_DATA_STARTS [R12358	WSEQ_Sequence_36	WSEQ_				WO	LQ_DAIA	_01/1(104)	[0.0]	WSEC	_ADDR35	[12:0]	WOLQ_D	A1A04 [1.0]					0000F000h
(3049h) WSEQ_DELAYS (93 WSEQ_DATA_STARTS (93 WSEQ_DATA_START	` '	MCCO Coguenos 27	Ween				WS	EQ_DATA	_START35	[3:0]	Wee	ADDDS6	[12:0]	WSEQ_D	ATA35 [7:0]					000000000
(304Ah) WISCO_DELAYS [50] WISCO_DATA_STARTS [33] WISCO_DATAS [70] ODD CONTROL		WSEQ_Sequence_37	WSEQ_				WS	EQ_DATA	_START36	[3:0]	WSEC	(_ADDR30	[12.0]	WSEQ_D	ATA36 [7:0]					0000F000h
RT2396 WSEQ_Sequence_39 WSEQ_DATA_WIDTHSE[20] WSEQ_DATA_STAPTSE[30] WSEQ_DATASE[70] 00000 0000 0000 0000 0000 0000 000		WSEQ_Sequence_38	WSEQ_			•	WC	CO DATA	CTA DT27 I	2.01	WSEC	_ADDR37	[12:0]	WCEO D	ATA 27 [7.0]					0000F000h
R73376 WSEQ_Sequence_40 WSEQ_DATA_WIDTHOSP_20] WSEQ_DATA_STARTISG_ISD] WSEQ_DATA_START	, ,	WSEQ Sequence 39	WSEQ_			ļ	VVO	DEQ_DATA	_SIAK13/	[3.0]	WSEC	_ADDR38	[12:0]	WSEQ_D	AIA37 [7.U]					0000F000h
(304ch)	. ,		MOEO				WS	EQ_DATA	_START38	[3:0]	WOE	ADDDOO	[40.0]	WSEQ_D	ATA38 [7:0]					000050001
		WSEQ_Sequence_40	WSEQ_				WS	EQ_DATA	START39	[3:0]	WSEC	(_ADDR39	[12.0]	WSEQ_D	ATA39 [7:0]					0000F000h
RT2377 WSEQ_Sequence_42 WSEQ_DATA_WIDTH41 [2:0] WSEQ_DATA_START41 [3:0] WSEQ_DATA_41 [7:0] 0000		WSEQ_Sequence_41	WSEQ_				1410	50 DITI	074 5740	20.03	WSEC	_ADDR40	[12:0]	W050 D	ATA 40 PT 01					0000F000h
RT2372 WSEQ_Sequence_44 WSEQ_DATA_WIDTH42 [2:0] WSEQ_DATA_START42 [3:0] WSEQ_DATA_STOP WSEQ_DATA	` '	WSEQ Sequence 42	WSEQ_			ļ	VVS	EQ_DATA_	_START40	[3:0]	WSEC	_ADDR41	[12:0]	WSEQ_D	A1A40 [7:0]					0000F000h
WSEQ_DELAY42[30] WSEQ_DATA_START42[30] WSEQ_DATA_START42[7:0] WSEQ_DATA_START43[7:0] WSEQ_DATA_START43[7:0] WSEQ_DATA_START43[7:0] WSEQ_DATA_START43[7:0] WSEQ_DATA_START43[7:0] WSEQ_DATA_START43[7:0] WSEQ_DATA_START43[7:0] WSEQ_DATA_START43[7:0] WSEQ_DATA_START43[7:0] WSEQ_DATA_START44[7:0] W	` '		WOEO				WS	EQ_DATA	_START41	[3:0]	WOE	ADDD40	[40.0]	WSEQ_D	ATA41 [7:0]					000050001
R12376 WSEQ_DATA_WIDTH44 [20] WSEQ_DATA_START43 [30] WSEQ_ADDR44 [120] WSEQ_DATA43 [70]		WSEQ_Sequence_43	WSEQ_			1	WS	EQ_DATA	START42	[3:0]	WSEC	LADDR42	[12:0]	WSEQ_D	ATA42 [7:0]					0000F000h
R12376		WSEQ_Sequence_44	WSEQ_				MO	EO DATA	OTA DT 40 I	20.03	WSEC	_ADDR43	[12:0]	W050 D	ATA 40 [7:01					0000F000h
R12378 WSEQ_Sequence_46 WSEQ_DATA_WIDTH45[2:0] WSEQ_DATA_START45[3:0] WSEQ_DATA5[7:0] WSEQ	` '	WSEQ_Sequence_45	WSEQ_				WS	EQ_DATA	_START43	[3:0]	WSEC	_ADDR44	[12:0]	WSEQ_D	A1A43 [7:U]					82263719h
R12380 WSEQ_DELAY45 [3:0] WSEQ_DATA_START45 [3:0] WSEQ_DATA_5 [7:0] O226	` '	W050 0 40	WCEO				WS	SEQ_DATA	START44	[3:0]	WCEC	ADDD45	[40.0]	WSEQ_D	ATA44 [7:0]					00000004h
R12382 WSEQ_Sequence_48 WSEQ_DATA_WIDTH47 [2:0] WSEQ_DATA_START46 [3:0] WSEQ_DATA_FT [12:0] S226 S22		WSEQ_Sequence_46	WSEQ_				WS	EQ_DATA	START45	[3:0]	WSEC	(_ADDR45	[12.0]	WSEQ_D	ATA45 [7:0]					C2300001h
R12382		WSEQ_Sequence_47	WSEQ_				WC	CO DATA	CTA DT 46 I	2.01	WSEC	_ADDR46	[12:0]	WCEO D	ATA 40 [7:0]					02261301h
R12384 (3060h) WSEQ_Sequence_49 WSEQ_DATA_WIDTH48[20] WSEQ_DATA_START48[3:0] WSEQ_ADDR48[12:0] WSEQ_DATA48[7:0] WSEQ_DATA48[7:0] WSEQ_DATA48[7:0] WSEQ_DATA48[7:0] WSEQ_DATA48[7:0] WSEQ_DATA48[7:0] WSEQ_DATA48[7:0] WSEQ_DATA48[7:0] WSEQ_DATA49[7:0] USEQ_DATA49[7:0] WSEQ_DATA49[7:0] WSEQ_DATA49[7:0] USEQ_DATA49[7:0] USEQ_DATA50[7:0] U	. ,	WSEQ_Sequence_48	WSEQ_				VVS	EQ_DATA	_STAR 140	[3.0]	WSEC	_ADDR47	[12:0]	WSEQ_D	A1A40 [7.U]					8226191Fh
(3060h) WSEQ_DELAY48 [3:0] WSEQ_DATA_START48 [3:0] WSEQ_ADDR48 [7:0] E231 (3062h) WSEQ_DATA_WIDTH50 [2:0] WSEQ_DATA_START50 [3:0] WSEQ_ADDR50 [12:0] WSEQ_DATA51 [7:0] (3064h) WSEQ_DATA_WIDTH50 [2:0] WSEQ_DATA_START50 [3:0] WSEQ_ADDR50 [12:0] WSEQ_DATA51 [7:0] (3064h) WSEQ_DATA_WIDTH50 [2:0] WSEQ_DATA_START50 [3:0] WSEQ_ADDR50 [12:0] WSEQ_DATA51 [7:0] (3064h) WSEQ_DATA_WIDTH50 [2:0] WSEQ_DATA_START51 [3:0] WSEQ_ADDR50 [12:0] WSEQ_DATA51 [7:0] (3064h) WSEQ_DATA_WIDTH50 [2:0] WSEQ_DATA_START51 [3:0] WSEQ_ADDR50 [12:0] WSEQ_DATA51 [7:0] E231 (3064h) WSEQ_DATA_WIDTH50 [3:0] WSEQ_DATA_START50 [3:0] WSEQ_ADDR50 [12:0] WSEQ_DATA51 [7:0] E231 (3064h) WSEQ_DATA_WIDTH50 [3:0] WSEQ_DATA_START50 [3:0] WSEQ_ADDR50 [12:0] WSEQ_DATA51 [7:0] WSEQ_	` '		WOEO				WS	EQ_DATA	_START47	[3:0]	WOE	ADDD40	[40.0]	WSEQ_D	ATA47 [7:0]					00040000h
R12388 WSEQ_Sequence_51 WSEQ_DATA_WIDTH50 [2:0] WSEQ_DATA_START50 [3:0] WSEQ_ADDR50 [12:0] 0231 0364h) WSEQ_Sequence_52 WSEQ_DATA_WIDTH51 [2:0] WSEQ_DATA_START50 [3:0] WSEQ_ADDR51 [12:0] 0231 0366h) WSEQ_BATA_WIDTH51 [2:0] WSEQ_DATA_START51 [3:0] WSEQ_ADDR51 [12:0] 0231 0366h) WSEQ_DATA_WIDTH51 [2:0] WSEQ_DATA_START51 [3:0] WSEQ_ADDR51 [12:0] 0366h) WSEQ_DATA_WIDTH52 [2:0] WSEQ_DATA_START51 [3:0] WSEQ_ADDR52 [12:0] WSEQ_DATA51 [7:0] 0231 0366h) WSEQ_DATA_WIDTH53 [2:0] WSEQ_DATA_START51 [3:0] WSEQ_ADDR53 [12:0] WSEQ_DATA52 [7:0] 0231 0366h) WSEQ_DATA_WIDTH53 [2:0] WSEQ_DATA_START51 [3:0] WSEQ_ADDR53 [12:0] 0366h) WSEQ_DATA_WIDTH53 [2:0] WSEQ_DATA_START53 [3:0] WSEQ_ADDR53 [12:0] WSEQ_DATA53 [7:0] 0231 0366h) WSEQ_DATA_WIDTH54 [2:0] WSEQ_DATA_START54 [3:0] WSEQ_ADDR54 [12:0] WSEQ_DATA54 [7:0] 0236 0366h) WSEQ_DATA_WIDTH55 [2:0] WSEQ_DATA_START55 [3:0] WSEQ_ADDR55 [12:0] WSEQ_DATA55 [7:0] 0226 03070h) WSEQ_DATA_WIDTH55 [2:0] WSEQ_DATA_START55 [3:0] WSEQ_ADDR56 [12:0] WSEQ_DATA55 [7:0] 0226 03070h) WSEQ_DATA_WIDTH56 [2:0] WSEQ_DATA_START55 [3:0] WSEQ_ADDR56 [12:0] WSEQ_DATA55 [7:0] 03070h) WSEQ_DATA_WIDTH56 [2:0] WSEQ_DATA_START55 [3:0] WSEQ_ADDR56 [12:0] WSEQ_DATA56 [7:0] 03070h) WSEQ_DATA_WIDTH56 [2:0] WSEQ_DATA_START55 [3:0] WSEQ_ADDR56 [12:0] WSEQ_DATA56 [7:0] 03070h) WSEQ_DATA_WIDTH56 [2:0] WSEQ_DATA_START56 [3:0] WSEQ_ADDR56 [12:0] WSEQ_DATA56 [7:0] 03070h) WSEQ_DATA_WIDTH56 [2:0] WSEQ_DATA_START56 [3:0] WSEQ_ADDR56 [12:0] WSEQ_DATA56 [7:0] WSEQ_		WSEQ_Sequence_49	WSEQ_				WS	EQ_DATA	START48	[3:0]	WSEC	LADDR48	[12:0]	WSEQ_D	ATA48 [7:0]					82310B02h
R12388 WSEQ_Sequence_51 WSEQ_DATA_WIDTH50 [2:0] WSEQ_DATA_START50 [3:0] WSEQ_DATAS0 [7:0] WSEQ		WSEQ_Sequence_50	WSEQ_			ľ	MO	EO DATA	OTA DT 40 I	20.01	WSEC	_ADDR49	[12:0]	W050 D	ATA 40 [7:0]					E231023Bh
R12390		WSEQ Sequence 51	WSEQ				WS	EQ_DATA_	_START49	[3:0]	WSEC	ADDR50	[12:0]	WSEQ_D	A1A49 [7:0]					02313B01h
R12392 WSEQ_Sequence_53 WSEQ_DATA_WIDTH52 [2:0] WSEQ_DATA_START51 [3:0] WSEQ_ADDR52 [12:0] E23** R12394 WSEQ_Sequence_54 WSEQ_DATA_WIDTH53 [2:0] WSEQ_DATA_START52 [3:0] WSEQ_DATA_START53 [3:0] WSEQ_DATA_START53 [3:0] WSEQ_DATA_START53 [3:0] WSEQ_DATA_START53 [3:0] WSEQ_DATA_START53 [3:0] WSEQ_DATA_START53 [3:0] WSEQ_DATA_START54 [3:0] WSEQ_DATA_START54 [3:0] WSEQ_DATA_START54 [3:0] WSEQ_DATA_START54 [3:0] WSEQ_DATA_START54 [3:0] WSEQ_DATA_START55 [3:0] WSEQ_DATA_START56 [3:0] WSEQ_DATA			WOEO				WS	EQ_DATA	_START50	[3:0]	WOE	ADDDE	[40.0]	WSEQ_D	ATA50 [7:0]					00000000
R12392		WSEQ_Sequence_52	WSEQ_				WS	EQ DATA	START51	[3:0]	WSEC	(_ADDR51	[12:0]	WSEQ D	ATA51 [7:0]					62300000h
R12394 WSEQ_Sequence_54 WSEQ_DATA_WIDTH53 [2:0] WSEQ_DATA_START53 [3:0] WSEQ_ADDR53 [12:0] WSEQ_DATA53 [7:0] R12396 WSEQ_Sequence_55 WSEQ_DATA_WIDTH54 [2:0] WSEQ_DATA_START53 [3:0] WSEQ_DATA51 [7:0] WSEQ_DATA51 [7:0] USEQ_DATA51 [7:0] USEQ_DATA55 [7:0] U		WSEQ_Sequence_53	WSEQ_			! 	1410	50 DITI	OTABTEO	20.01	WSEC	_ADDR52	[12:0]	W050 D	ATA 50 /7 01					E2314288h
(306Ah) WSEQ_DELAY53 [3:0] WSEQ_DATA_START53 [3:0] WSEQ_DATA53 [7:0] 0231 R12396 WSEQ_Sequence_55 WSEQ_DELAY54 [3:0] WSEQ_DATA_START54 [3:0] WSEQ_DATA54 [7:0] 0231 R12398 WSEQ_Sequence_56 WSEQ_DATA_WIDTH55 [2:0] WSEQ_DATA_START54 [3:0] WSEQ_DATA55 [7:0] 0226 (306Eh) WSEQ_DATA_WIDTH55 [2:0] WSEQ_DATA_START55 [3:0] WSEQ_DATA55 [7:0] 0226 R12400 WSEQ_Sequence_57 WSEQ_DATA_WIDTH56 [2:0] WSEQ_DATA_START55 [3:0] WSEQ_DATA55 [7:0] 4231 (3070h) WSEQ_Sequence_58 WSEQ_DATA_WIDTH57 [2:0] WSEQ_DATA_START56 [3:0] WSEQ_DATA57 [7:0] E233 (3072h) WSEQ_Sequence_58 WSEQ_DATA_WIDTH57 [2:0] WSEQ_DATA_START57 [3:0] WSEQ_DATA57 [7:0]		WSEQ Sequence 54	WSEQ				WS	EQ_DATA_	_START52	[3:0]	WSEC	ADDR53	[12:0]	WSEQ_D	A1A52 [7:0]					02310B00h
(306Ch) WSEQ_DELAY54 [3:0] WSEQ_DATA_START54 [3:0] WSEQ_DATA54 [7:0]	(306Ah)		14/050				WS	SEQ_DATA	_START53	[3:0]				WSEQ_D	ATA53 [7:0]					
R12398 WSEQ_Sequence_56 WSEQ_DATA_WIDTH55 [2:0] WSEQ_DATA_START55 [3:0] WSEQ_ADDR55 [12:0] O226		WSEQ_Sequence_55	WSEQ_				WS	EQ DATA	START54	[3:0]	WSEC	LADDR54	[12:0]	WSEQ D	ATA54 [7:0]					02310B00h
R12400 WSEQ_Sequence_57 WSEQ_DATA_WIDTH56 [2:0] WSEQ_DATA_START56 [3:0] WSEQ_DATA_START56 [3:0] WSEQ_DATA_START56 [3:0] WSEQ_DATA_START56 [3:0] WSEQ_DATA_START56 [3:0] WSEQ_DATA_START56 [3:0] WSEQ_DATA_START57 [3:0] WSEQ_DATA_STAR		WSEQ_Sequence_56	WSEQ_	DATA_WIDT	H55 [2:0]						WSEC	_ADDR55	[12:0]							02260E01h
(3070h) WSEQ_DELAY56 [3:0] WSEQ_DATA_START56 [3:0] WSEQ_DATA56 [7:0] R12402 (3072h) WSEQ_DATA_WIDTH57 [2:0] WSEQ_DATA_START57 [3:0] WSEQ_ADDR57 [12:0] E23* (3072h) WSEQ_DELAY57 [3:0] WSEQ_DATA_START57 [3:0] WSEQ_DATA_57 [7:0] WSEQ_DATA_57 [7:0]		WSEQ Sequence 57	WSEQ				WS	EQ_DATA	_START55	[3:0]	WSEC	_ADDR56	[12:0]	WSEQ_D	A1A55 [7:0]					42310C03h
(3072h) WSEQ_DELAY57 [3:0] WSEQ_DATA_START57 [3:0] WSEQ_DATA57 [7:0]	(3070h)			WSEQ_DE	LAY56 [3:0]		WS	SEQ_DATA	_START56	[3:0]				WSEQ_D	ATA56 [7:0]					
		wseQ_Sequence_58	WSEQ_			1	WS	EQ DATA	START57 I	[3:0]	WSEC	_ADDR57	[12:0]	WSEQ D	ATA57 [7:01					E2310227h
(00=11)	R12404	WSEQ_Sequence_59	WSEQ_	DATA_WIDT	H58 [2:0]						WSEC	_ADDR58	[12:0]							02313B01h
(3074h) WSEQ_DELAY58 [3:0] WSEQ_DATA_START58 [3:0] WSEQ_DATA58 [7:0] R12406 WSEQ_Sequence 60 WSEQ_DATA_WIDTH59 [2:0] WSEQ_ADDR59 [12:0] E23**		WSEQ Sequence 60	WSEQ				WS	ELQ_DATA	_START58	[3:0]	WSEC	ADDR59	[12:0]	WSEQ_D	A [A58 [7:0]					E2314266h
(3076h) WSEQ_DELAY59 [3:0] WSEQ_DATA_START59 [3:0] WSEQ_DATA59 [7:0]							WS	EQ_DATA	_START59	[3:0]				WSEQ_D	ATA59 [7:0]					1



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	2		20 4	19 3	18 2	17 1	16 0	Default
R12408	WSEQ_Sequence_61	WSEQ_	DATA_WIDT							WSEC	_ADDR60	[12:0]							E2315294h
(3078h) R12410	MCEO Comionos 62	WCEO	WSEQ_DE DATA WIDT	LAY60 [3:0]		WS	EQ_DATA	_START60	[3:0]	WEE	ADDR61	[10:01	V	VSEQ_D/	ATA60 [7:0]				02310B00h
(307Ah)	WSEQ_Sequence_62	WOEQ_	WSEQ DE			WS	EQ DATA	START61	[3:0]	WSEC	Z_ADDROI	[12.0]	٧	VSEQ DA	ATA61 [7:0]				0231060011
R12412	WSEQ_Sequence_63	WSEQ_	DATA_WIDT						,	WSEC	_ADDR62	[12:0]							02310B00h
(307Ch)	W050 0 04	WOEG	WSEQ_DE			WS	EQ_DATA	_START62	[3:0]	MOE	ADDDOO	[40.0]	V	VSEQ_D/	ATA62 [7:0]				E00047041
R12414 (307Eh)	WSEQ_Sequence_64	WSEQ_	DATA_WIDT WSEQ DE			WS	FO DATA	START63	[3:0]	WSEC	Q_ADDR63	[12:0]	V	VSEQ D	ATA63 [7:0]				E2261734h
R12416	WSEQ_Sequence_65	WSEQ_	DATA_WIDT					_017411100	[0.0]	WSE	_ADDR64	[12:0]	·	.024_5					0226F501h
(3080h)				LAY64 [3:0]		WS	EQ_DATA	_START64	[3:0]				V	VSEQ_D/	ATA64 [7:0]				
R12418 (3082h)	WSEQ_Sequence_66	WSEQ_	DATA_WIDT WSEQ_DE			WS	EO DATA	START65	r3·N1	WSEC	_ADDR65	[12:0]	V	VSEO D	ATA65 [7:0]				0000F000h
R12420	WSEQ Sequence 67	WSEQ	DATA_WIDT				LQ_D/II/	_01/4(100	[0.0]	WSEC	_ADDR66	[12:0]		TOEQ_D/	117100 [7.0]				0000F000h
(3084h)			WSEQ_DE	LAY66 [3:0]		WS	EQ_DATA	START66	[3:0]				٧	VSEQ_D/	ATA66 [7:0]				
R12422 (3086h)	WSEQ_Sequence_68	WSEQ_	DATA_WIDT WSEQ DE		I	\A/C	EO DATA	CTADTCT	12-01	WSE	_ADDR67	[12:0]		NSEO D	ATA67 [7:0]				0000F000h
R12424	WSEQ Sequence 69	WSEQ	DATA WIDT			WC	DEQ_DAIA	_START67	[3.0]	WSEC	ADDR68	[12:0]	V	VOEQ_D/	41A07 [7.0]				0000F000h
(3088h)				LAY68 [3:0]		WS	EQ_DATA	_START68	[3:0]				٧	VSEQ_D/	ATA68 [7:0]				
R12426 (308Ah)	WSEQ_Sequence_70	WSEQ_	DATA_WIDT		ı	14.6	50 DITI	OTABTOO	70.01	WSEC	_ADDR69	[12:0]		W050 D	ATA 00 (7 0)				0000F000h
R12428	WSEQ Sequence 71	WSFO	WSEQ_DE DATA WIDT			WS	EQ_DATA	_START69	[3:0]	WSEC	ADDR70	[12:0]	V	VSEQ_D/	ATA69 [7:0]				0000F000h
(308Ch)	//oca_ooquonoo_/ 1			LAY70 [3:0]		WS	EQ_DATA	START70	[3:0]	1		[]	٧	VSEQ_D/	ATA70 [7:0]				
R12430	WSEQ_Sequence_72	WSEQ_	DATA_WIDT							WSE	_ADDR71	[12:0]							02263A01h
(308Eh) R12432	WSEQ Sequence 73	WSEO	WSEQ_DE DATA WIDT			WS	SEQ_DATA	_START71	[3:0]	WSEC	ADDR72	[12:0]	V	VSEQ_D/	ATA71 [7:0]				C2261300h
(3090h)	WSEQ_Sequence_73	WOLQ_		LAY72 [3:0]		WS	EQ DATA	START72	[3:0]	WOLK		[12.0]	٧	VSEQ D	ATA72 [7:0]				G220130011
R12434	WSEQ_Sequence_74	WSEQ_	DATA_WIDT		·					WSEC	_ADDR73	[12:0]							02260B00h
(3092h)	MOEO 0 75	WCEO	WSEQ_DE			WS	EQ_DATA	_START73	[3:0]	Wee	A DDD 74	[40.01	V	VSEQ_D/	ATA73 [7:0]				0000000045
R12436 (3094h)	WSEQ_Sequence_75	WSEQ_	DATA_WIDT WSEQ_DE	LAY74 [3:0]		WS	EQ DATA	START74	[3:0]	WSEC	_ADDR74	[12.0]	٧	VSEQ D	ATA74 [7:0]				0226FF01h
R12438	WSEQ_Sequence_76	WSEQ_	DATA_WIDT						,	WSEC	_ADDR75	[12:0]							0000F000h
(3096h)				LAY75 [3:0]		WS	EQ_DATA	_START75	[3:0]				V	VSEQ_D/	ATA75 [7:0]				
R12440 (3098h)	WSEQ_Sequence_77	WSEQ_	DATA_WIDT	H76 [2:0] LAY76 [3:0]		WS	EO DATA	START76	r3·N1	WSEC	_ADDR76	[12:0]	V	VSEO D	ATA76 [7:0]				0000F000h
R12442	WSEQ Sequence 78	WSEQ_	DATA_WIDT			***	LQ_DAIA	OIAKITO	[0.0]	WSEC	_ADDR77	[12:0]	<u>v</u>	TOLQ_D/	11/10 [1.0]				0000F000h
(309Ah)			WSEQ_DE			WS	EQ_DATA	_START77	[3:0]				V	VSEQ_D/	ATA77 [7:0]				
R12444 (309Ch)	WSEQ_Sequence_79	WSEQ_	DATA_WIDT	H78 [2:0] LAY78 [3:0]		\n/s	EO DATA	START78	I3·U1	WSEC	_ADDR78	[12:0]	V	NSEO D	ATA78 [7:0]				0000F000h
R12446	WSEQ Sequence 80	WSEQ	DATA_WIDT			WC	LQ_DAIA	_31/41/170	[3.0]	WSEC	_ADDR79	[12:0]	V	VOLQ_D/	NIA10 [1.0]				0000F000h
(309Eh)				LAY79 [3:0]		WS	EQ_DATA	_START79	[3:0]				V	VSEQ_D/	ATA79 [7:0]				
R12448 (30A0h)	WSEQ_Sequence_81	WSEQ_	DATA_WIDT	H80 [2:0] LAY80 [3:0]		\n/s	EO DATA	START80	I3·U1	WSEC	_ADDR80	[12:0]	V	NSEO D	ATA80 [7:0]				0000F000h
R12450	WSEQ_Sequence_82	WSEQ	DATA_WIDT			VVC	LQ_DAIA	_31/41/100	[3.0]	WSE	ADDR81	[12:0]	v	VOLQ_D/	11/100 [7.0]				0000F000h
(30A2h)			WSEQ_DE			WS	EQ_DATA	_START81	[3:0]				٧	VSEQ_D/	ATA81 [7:0]				
R12452 (30A4h)	WSEQ_Sequence_83	WSEQ_	DATA_WIDT			VAIC	TO DATA	CTADTOO	10.01	WSEC	_ADDR82	[12:0]		VCEO D	ATA 0.0 [7.0]				0000F000h
R12454	WSEQ Sequence 84	WSEQ	DATA WIDT	LAY82 [3:0] H83 [2:0]		VVS	EQ_DATA	_START82	[3.0]	WSEC	ADDR83	[12:0]	V	VSEQ_D/	ATA82 [7:0]				0000F000h
(30A6h)			WSEQ_DE			WS	EQ_DATA	START83	[3:0]				٧	VSEQ_D/	ATA83 [7:0]				
R12456 (30A8h)	WSEQ_Sequence_85	WSEQ_	DATA_WIDT		1	VAIC	EO DATA	OTADTOA	ro. 01	WSEC	_ADDR84	[12:0]	14	NOEO D	ATAO 4 [7:0]				82273719h
R12458	WSEQ Sequence 86	WSEQ	WSEQ_DE DATA_WIDT			VVS	EQ_DATA	_START84	[3:0]	WSEC	_ADDR85	[12:0]	V	VSEQ_D/	ATA84 [7:0]				C2400001h
(30AAh)			WSEQ_DE			WS	EQ_DATA	START85	[3:0]	1		[]	٧	VSEQ_D/	ATA85 [7:0]				0210000111
R12460 (30ACh)	WSEQ_Sequence_87	WSEQ_	DATA_WIDT		ı	14.6	50 DITI	OTABTOO	70.01	WSEC	_ADDR86	[12:0]		W050 D	ATA 00 17 01				02271301h
R12462	WSEQ Seguence 88	WSFO	DATA_WIDT	LAY86 [3:0] H87 [2:0]		WS	EQ_DATA	_START86	[3:0]	WSEC	ADDR87	[12:0]	V	VSEQ_D/	ATA86 [7:0]				8227191Fh
(30AEh)	WoLQ_ocquence_oo		WSEQ_DE			WS	EQ_DATA	START87	[3:0]	1	<u></u>	[.=.0]	٧	VSEQ_D/	ATA87 [7:0]				0227131111
R12464	WSEQ_Sequence_89	WSEQ_	DATA_WIDT							WSEC	_ADDR88	[12:0]							82410B00h
(30B0h) R12466	WSEQ Sequence 90	WSEO	WSEQ_DE DATA WIDT			WS	EQ_DATA	_START88	[3:0]	WSE	ADDR89	[12:0]	V	VSEQ_D/	ATA88 [7:0]				E241023Bh
(30B2h)	W3EQ_3equence_90	WOLQ_	WSEQ_DE			WS	EQ DATA	START89	[3:0]	WOLK	Z_ADD103	[12.0]	٧	VSEQ D	ATA89 [7:0]				E24 1023DII
R12468	WSEQ_Sequence_91	WSEQ_	DATA_WIDT						,	WSEC	_ADDR90	[12:0]							02413B01h
(30B4h)	MCEO Converse CO	WOEG	WSEQ_DE			WS	EQ_DATA	_START90	[3:0]	MOE	V V D D D C 4	[12:01	V	VSEQ_D	ATA90 [7:0]				604000001
R12470 (30B6h)	WSEQ_Sequence_92	WSEQ_	DATA_WIDT WSEQ DE		I	WS	EQ DATA	START91	[3:0]	WSE(Q_ADDR91	[1Z.U]	V	VSEQ D	ATA91 [7:0]				62400000h
R12472	WSEQ_Sequence_93	WSEQ_	DATA_WIDT							WSEC	_ADDR92	[12:0]							E2414288h
(30B8h)		14/0=1	WSEQ_DE			WS	EQ_DATA	_START92	[3:0]		10000		V	VSEQ_D/	ATA92 [7:0]				00445===
R12474 (30BAh)	WSEQ_Sequence_94	WSEQ_	DATA_WIDT WSEQ DE			WS	EQ DATA	START93	[3:0]	WSEC	Q_ADDR93	[12:0]	V	VSEO D	ATA93 [7:0]				02410B00h
R12476	WSEQ_Sequence_95	WSEQ_	DATA_WIDT			***		_5	()	WSEC	_ADDR94	[12:0]		. == \(\overline{\pi}_0\)	[1.0]				02410B00h
(30BCh)		10.77		LAY94 [3:0]		WS	EQ_DATA	START94	[3:0]				V	VSEQ_D/	ATA94 [7:0]				
R12478 (30BEh)	WSEQ_Sequence_96	WSEQ_	DATA_WIDT WSEQ DE		1	\\/C	EO DATA	START95	r3·01	WSE	_ADDR95	[12:0]		NSEO D	ATA95 [7:0]				02270E01h
()	İ	1	WOLK_DE	[0.0] CG 1744		VVC	LK_DKIA	_01VL(190	[0.0]				V	*OLU_D/	[U.1] CGMIP				



MSC_Sequence_98 MSC_Sequence_98 MSC_SEQUENTPD MSC_DEAT_PRINTED	Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	1°	16 0	Default
Filipped Proceedings Procedure Pro		WSEQ_Sequence_97	WSEQ_				WS	EO DATA	STARTO6 I	r3·∩1	WSEC	_ADDR96	[12:0]	WSEO D	ΔΤΔΩ6 [7:0]	•			42410C02h
MECL_Sequence_90	R12482	WSEQ_Sequence_98	WSEQ_	DATA_WIDT	H97 [2:0]						WSEG	_ADDR97	[12:0]						E2410227h
1000000000000000000000000000000000000		WSEQ_Sequence_99	WSEQ_	DATA_WIDT	H98 [2:0]						WSEC	_ADDR98	[12:0]						02413B01h
F1288 SEC Sequence 10 SEC DEAL MUTTINO DE 21 WEST DEAL FORD		WSEQ_Sequence_100	WSEQ_				WS	EO DATA	STADTOO I	I3·U1	WSEC	_ADDR99	[12:0]	WSEO D	ΛΤΛΩΩ [7 ·Ω]				E2414266h
Fir2560 WSEQ_Sequence_10	R12488	WSEQ_Sequence_101	WSEQ_I	DATA_WIDTI	H100 [2:0]						WSEQ	_ADDR100	[12:0]						E2415294h
RE1286 WSEQ_Sequence 104 WSEQ_DATA WINTER[27] WSEQ_DATA WI	R12490	WSEQ_Sequence_102	WSEQ_I	DATA_WIDTI	H101 [2:0]						WSEQ	_ADDR101	[12:0]						02410B00h
WINDERSON WIND		WSEQ_Sequence_103	WSEQ_I								WSEQ	_ADDR102	[12:0]						02410B00h
1900(0) WISC_DRAYMER DIS WISC_DRAY_STATIST DIS		WSEQ_Sequence_104	WSEQ_I				WSI	EQ_DATA_	START103	[3:0]	WSEQ	_ADDR103	[12:0]	WSEQ_DA	ATA103 [7:0]				E2271734h
1900200	(30D0h)	WSEQ_Sequence_105		WSEQ_DEL	AY104 [3:0		WSE	EQ_DATA_	START104	[3:0]	WSEQ	_ADDR104	[12:0]	WSEQ_DA	ATA104 [7:0]				0227F501h
	(30D2h)		_	WSEQ_DEL	AY105 [3:0]		WSI	EQ_DATA_	START105	[3:0]				WSEQ_DA	ATA105 [7:0]				0000F000h
	(30D4h)	- ' -		WSEQ_DEL	AY106 [3:0		WSI	EQ_DATA_	START106	[3:0]				WSEQ_DA	ATA106 [7:0]				
1,000Ph	(30D6h)		_	WSEQ_DEL	AY107 [3:0]		WSE	EQ_DATA_	START107	[3:0]				WSEQ_DA	ATA107 [7:0]				
	(30D8h)			WSEQ_DEL	AY108 [3:0]		WSE	EQ_DATA_	START108	[3:0]				WSEQ_DA	ATA108 [7:0]				
1,000Ch)	(30DAh)			WSEQ_DEL	AY109 [3:0]		WSI	EQ_DATA_	START109	[3:0]				WSEQ_DA	ATA109 [7:0]				
	(30DCh)		_	WSEQ_DEL	AY110 [3:0]		WSI	EQ_DATA_	START110	[3:0]				WSEQ_D/	ATA110 [7:0]				
(30E0h)	(30DEh)			WSEQ_DEL	_AY111 [3:0]		WSI	EQ_DATA_	START111	[3:0]				WSEQ_D/	ATA111 [7:0]				
	(30E0h)		_	WSEQ_DEL	AY112 [3:0]		WSI	EQ_DATA_	START112	[3:0]				WSEQ_D/	ATA112 [7:0]				
	(30E2h)			WSEQ_DEL	AY113 [3:0]		WSI	EQ_DATA_	START113	[3:0]				WSEQ_D/	ATA113 [7:0]				
SOBERN WSEQ_DELAYTIS[30] WSEQ_DATA_STARTTIS[3:0] WSEQ_ADDRITS[7:0] 00000F000h WSEQ_DATA_WIDTHTIS[2:0] WSEQ_DATA_STARTTIS[3:0] WSEQ_ADDRITS[1:2:0] 00000F000h WSEQ_DATA_WIDTHTIS[2:0] WSEQ_DATA_STARTTIS[3:0] WSEQ_ADDRITS[1:2:0] 00000F000h WSEQ_DATA_WIDTHTIS[3:0] WSEQ_DATA_STARTTIS[3:0] WSEQ_ADDRITS[1:2:0] 00000F000h WSEQ_DATA_WIDTHTIS[3:0] WSEQ_	(30E4h)			WSEQ_DEL	AY114 [3:0]		WSI	EQ_DATA_	START114	[3:0]				WSEQ_D/	ATA114 [7:0]				
	(30E6h)			WSEQ_DEL	AY115 [3:0]		WSI	EQ_DATA_	START115	[3:0]				WSEQ_D/	ATA115 [7:0]				
	(30E8h)		_	WSEQ_DEL	AY116 [3:0]		WSI	EQ_DATA_	START116	[3:0]				WSEQ_DA	ATA116 [7:0]				
Control Cont	(30EAh)			WSEQ_DEL	AY117 [3:0]		WSI	EQ_DATA_	START117	[3:0]				WSEQ_DA	ATA117 [7:0]				
	(30ECh)		_	WSEQ_DEL	AY118 [3:0]		WSI	EQ_DATA_	START118	[3:0]				WSEQ_DA	ATA118 [7:0]				
(30Ph) WSEQ_DELAY120 [3:0] WSEQ_DATA_START120 [3:0] WSEQ_DATA_120 [7:0] 0000F000h	(30EEh)		_	WSEQ_DEL	AY119 [3:0]		WSI	EQ_DATA_	START119	[3:0]				WSEQ_DA	ATA119 [7:0]				
WSEQ_DELAY121[3:0] WSEQ_DATA_START121[3:0] WSEQ_DATA[121[7:0] 0000F000h	(30F0h)			WSEQ_DEL	AY120 [3:0]		WSI	EQ_DATA_	START120	[3:0]		_		WSEQ_DA	ATA120 [7:0]				
(30F4h)	(30F2h)			WSEQ_DEL	AY121 [3:0		WSE	EQ_DATA_	START121	[3:0]				WSEQ_DA	ATA121 [7:0]				
SUBSEQ_DELAY123 [3:0] WSEQ_DATA_START123 [3:0] WSEQ_DATA_123 [7:0]	(30F4h)			WSEQ_DEL	AY122 [3:0		WSE	EQ_DATA_	START122	[3:0]				WSEQ_DA	ATA122 [7:0]				
R12538 WSEQ_Sequence_126 WSEQ_DATA_WIDTH125 [2:0] WSEQ_DATA_START124 [3:0] WSEQ_ADDR125 [12:0] C2400001h R12540 WSEQ_Sequence_127 WSEQ_DATA_WIDTH126 [2:0] WSEQ_DATA_START125 [3:0] WSEQ_DATA_START126 [3:0] WSEQ_DATA_START126 [3:0] WSEQ_DATA_START126 [3:0] WSEQ_DATA_START126 [3:0] WSEQ_DATA_START126 [3:0] WSEQ_DATA_START126 [3:0] WSEQ_DATA_START127 [3:0] WSEQ_DATA_START127 [3:0] WSEQ_DATA_START127 [3:0] WSEQ_DATA_START127 [3:0] WSEQ_DATA_START127 [3:0] WSEQ_DATA_START128 [3:0] WSEQ_DATA_START130 [3:0] WSEQ_D	(30F6h)			WSEQ_DEL	AY123 [3:0		WSE	EQ_DATA_	START123	[3:0]				WSEQ_DA	ATA123 [7:0]				
R12540 WSEQ_Sequence_127 WSEQ_DATA_WIDTH126 [2:0] WSEQ_DATA_START125 [3:0] WSEQ_ADDR126 [12:0] O2281301h R12542 WSEQ_Sequence_128 WSEQ_DELAY126 [3:0] WSEQ_DATA_START126 [3:0] WSEQ_DATA_125 [7:0] R12544 WSEQ_Sequence_128 WSEQ_DATA_WIDTH127 [2:0] WSEQ_DATA_START127 [3:0] WSEQ_DATA_127 [7:0] R12544 WSEQ_Sequence_129 WSEQ_DATA_WIDTH127 [3:0] WSEQ_DATA_START127 [3:0] WSEQ_DATA_127 [7:0] R12546 WSEQ_Sequence_130 WSEQ_DATA_WIDTH129 [2:0] WSEQ_DATA_START128 [3:0] WSEQ_DATA_128 [7:0] R12546 WSEQ_Sequence_130 WSEQ_DATA_WIDTH129 [2:0] WSEQ_DATA_START129 [3:0] WSEQ_DATA_128 [7:0] R12548 WSEQ_Sequence_130 WSEQ_DATA_WIDTH129 [3:0] WSEQ_DATA_START129 [3:0] WSEQ_DATA_129 [7:0] R12548 WSEQ_Sequence_131 WSEQ_DATA_WIDTH130 [2:0] WSEQ_DATA_START129 [3:0] WSEQ_DATA_130 [7:0] R12550 WSEQ_Sequence_132 WSEQ_DATA_WIDTH131 [2:0] WSEQ_DATA_START130 [3:0] WSEQ_DATA_1120 [7:0] R12550 WSEQ_Sequence_132 WSEQ_DATA_WIDTH131 [2:0] WSEQ_DATA_WIDTH131 [2:0] WSEQ_DATA_WIDTH131 [2:0] WSEQ_DATA_WIDTH131 [2:0] WSEQ_DATA_WIDTH131 [2:0] WSEQ_DATA_WIDTH131 [2:0] WSEQ_DATA_WIDTH311	(30F8h)		_	WSEQ_DEL	AY124 [3:0]		WSE	EQ_DATA_	START124	[3:0]				WSEQ_DA	ATA124 [7:0]				
Second S	(30FAh)		_	WSEQ_DEL	AY125 [3:0		WSI	EQ_DATA_	START125	[3:0]				WSEQ_DA	ATA125 [7:0]				
R12544 WSEQ_Sequence 129 WSEQ_DATA_WIDTH128 [2:0] WSEQ_DATA_START127 [3:0] WSEQ_ADDR128 [12:0] WSEQ_DATA127 [7:0] 82410B02h R12546 WSEQ_Sequence 130 WSEQ_DATA_WIDTH128 [2:0] WSEQ_DATA_START128 [3:0] WSEQ_DATA128 [7:0] WSEQ_DATA128 [7:0] R12546 WSEQ_Sequence 130 WSEQ_DATA_WIDTH129 [2:0] WSEQ_DATA_START129 [3:0] WSEQ_DATA128 [7:0] E241023Bh R12548 WSEQ_Sequence 131 WSEQ_DATA_WIDTH130 [2:0] WSEQ_DATA_START129 [3:0] WSEQ_DATA_START129 [3:0] WSEQ_DATA_START130 [3:0] WSEQ_DATA130 [7:0] R12548 WSEQ_Sequence 131 WSEQ_DATA_WIDTH130 [2:0] WSEQ_DATA_START130 [3:0] WSEQ_DATA130 [7:0] R12550 WSEQ_Sequence 132 WSEQ_DATA_WIDTH131 [2:0] WSEQ_DATA_START130 [3:0] WSEQ_DATA131 [12:0] 62400000h R12548 WSEQ_Sequence 132 WSEQ_DATA_WIDTH131 [2:0] WSEQ_DATA_START130 [3:0] WSEQ_DATA131 [12:0] 62400000h R12548 WSEQ_Sequence 132 WSEQ_DATA_WIDTH131 [2:0] WSEQ_DATA_START130 [3:0] WSEQ_DATA131 [12:0] 62400000h R12548 WSEQ_DATA_WIDTH131 [2:0] WSEQ_DATA_WI	(30FCh)			WSEQ_DEL	AY126 [3:0]		WSI	EQ_DATA_	START126	[3:0]				WSEQ_DA	ATA126 [7:0]				
(3100h) WSEQ_DELAY128 [3:0] WSEQ_DATA_START128 [3:0] WSEQ_DATA_128 [7:0] R12546 (3102h) WSEQ_Sequence_130 WSEQ_DATA_WIDTH129 [2:0] WSEQ_DATA_START129 [3:0] WSEQ_DATA_129 [7:0] R12548 WSEQ_Sequence_131 WSEQ_DATA_WIDTH130 [2:0] WSEQ_DATA_START129 [3:0] WSEQ_DATA_START129 [3:0] WSEQ_DATA_129 [7:0] R12548 WSEQ_Sequence_131 WSEQ_DATA_WIDTH130 [2:0] WSEQ_DATA_START130 [3:0] WSEQ_DATA_130 [7:0] R12550 WSEQ_Sequence_132 WSEQ_DATA_WIDTH131 [2:0] WSEQ_DATA_START130 [3:0] WSEQ_DATA_131 [12:0] R12550 WSEQ_Sequence_132 WSEQ_DATA_WIDTH131 [2:0] WSEQ_DATA_START130 [3:0] WSEQ_DATA_131 [12:0] R12550 WSEQ_Sequence_132 WSEQ_DATA_WIDTH131 [2:0] WSEQ_DATA_WIDTH131 [2:0] R12550 WSEQ_Sequence_132 WSEQ_DATA_WIDTH131 [2:0] WSEQ_DATA_WIDTH131 [2:0] R12550 WSEQ_DATA_WIDTH131 [2:0]	(30FEh)			WSEQ_DEL	AY127 [3:0]		WSI	EQ_DATA_	START127	[3:0]				WSEQ_DA	ATA127 [7:0]				8228191Fh
(3102h) WSEQ_DELAY129 [3:0] WSEQ_DATA_START129 [3:0] WSEQ_DATA129 [7:0] R12548 (3104h) WSEQ_DATA_WIDTH130 [2:0] WSEQ_DATA_START130 [3:0] WSEQ_ADDR130 [12:0] 02413B01h R12548 (3104h) WSEQ_DELAY130 [3:0] WSEQ_DATA_START130 [3:0] WSEQ_DATA130 [7:0] 0240000h R12550 WSEQ_Sequence_132 (3105) WSEQ_DATA_WIDTH131 [2:0] WSEQ_DATA_START130 [3:0] WSEQ_DATA130 [7:0] 62400000h	(3100h)			WSEQ_DEL	AY128 [3:0]		WSI	EQ_DATA_	START128	[3:0]				WSEQ_DA	ATA128 [7:0]				82410B02h
(3104h) WSEQ_DELAY130 [3:0] WSEQ_DATA_START130 [3:0] WSEQ_DATA130 [7:0] R1250 WSEQ_Sequence_132 WSEQ_DATA_WIDTH131 [2:0] WSEQ_ADDR131 [12:0] 62400000h	(3102h)			WSEQ_DEL	AY129 [3:0]		WSI	EQ_DATA_	START129	[3:0]				WSEQ_D/	ATA129 [7:0]				E241023Bh
(04001)	(3104h)			WSEQ_DEL	AY130 [3:0]		WSI	EQ_DATA_	START130	[3:0]				WSEQ_DA	ATA130 [7:0]				02413B01h
WOEK DELICITION WOEK DATE OF WO	R12550 (3106h)	WSEQ_Sequence_132	WSEQ_I				WSI	EQ_DATA_	START131	[3:0]	WSEQ	ADDR131	[12:0]	WSEQ_DA	ATA131 [7:0]				62400000h



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	2 ²			9	18 2	17 1	16 0	Default
R12552 (3108h)	WSEQ_Sequence_133	WSEQ_	DATA_WIDT			14/01	50 D.IT.	07107100	ro o1	WSEQ	_ADDR132	[12:0]	14/050	D.171.400	/7 A)				E2414288h
R12554	WSEQ Sequence 134	WSEO	DATA WIDT	LAY132 [3:0]		WSI	EQ_DATA_	START132	[3:0]	WSEC	ADDR133	112-01	WSEQ	DATA132	[7:0]				02410B00h
(310Ah)	WSEQ_Sequence_134	WOLK		LAY133 [3:0]		WSI	EQ DATA	START133	[3:0]	WOLG	_ADDI(100	[12.0]	WSEQ	DATA133	[7:0]				0241000011
R12556	WSEQ_Sequence_135	WSEQ_	DATA_WIDT	H134 [2:0]						WSEC	_ADDR134	[12:0]							02410B00h
(310Ch)	MOTO 0 400	WCEO		LAY134 [3:0]		WSI	eq_data_	START134	[3:0]	WCEC	ADDD436	140.01	WSEQ	DATA134	[7:0]				0000000045
R12558 (310Eh)	WSEQ_Sequence_136	WSEQ_	DATA_WIDT WSEQ_DE	LAY135 [3:0]		WSI	EQ DATA	START135	[3:0]	WSEG	_ADDR135	[12.0]	WSEQ	DATA135	[7:0]				02280E01h
R12560	WSEQ_Sequence_137	WSEQ_	DATA_WIDT						[0:0]	WSEC	_ADDR136	[12:0]			[1.0]				42410C03h
(3110h)				LAY136 [3:0]		WSI	eq_data_	START136	[3:0]				WSEQ	DATA136	[7:0]				
R12562 (3112h)	WSEQ_Sequence_138	WSEQ_	DATA_WIDT	H137 [2:0] LAY137 [3:0		WS!	FO DATA	START137	[3:0]	WSEC	_ADDR137	[12:0]	WSEO	DATA137	[7:0]				E2410227h
R12564	WSEQ Sequence 139	WSEQ	DATA WIDT			****	LQ_DAIA_	OTAINTIO	[0.0]	WSEQ	ADDR138	[12:0]	WOLK	DAIAIOI	[1.0]				02413B01h
(3114h)			WSEQ_DE	LAY138 [3:0		WSI	eq_data_	START138	[3:0]				WSEQ	DATA138	[7:0]				
R12566 (3116h)	WSEQ_Sequence_140	WSEQ_	DATA_WIDT	H139 [2:0] LAY139 [3:0		WC	EO DATA	CTADT120	10.01	WSEQ	_ADDR139	[12:0]	WEEO	DATA 120	[7:0]				E2414266h
R12568	WSEQ Sequence 141	WSEQ	DATA WIDT			Wo	EQ_DAIA_	START139	[3.0]	WSEC	ADDR140	[12:0]	WOEQ	DATA139	[7.0]				E2415294h
(3118h)				LAY140 [3:0		WSI	EQ_DATA_	START140	[3:0]		_		WSEQ	DATA140	[7:0]				
R12570 (311Ah)	WSEQ_Sequence_142	WSEQ_	DATA_WIDT			14/01	50 D.IT.	OTABTAAA	ro o1	WSEQ	_ADDR141	[12:0]	14/050	DATA	[7.0]				02410B00h
R12572	WSEQ Seguence 143	WSFO	DATA WIDT	LAY141 [3:0] H142 [2:0]		WSI	EQ_DATA_	START141	[3:0]	WSEC	ADDR142	[12:0]	WSEQ	DATA141	[7:0]				02410B00h
(311Ch)	WoLd_ocductioc_140			LAY142 [3:0]		WSI	EQ_DATA_	START142	[3:0]	1.024		. []	WSEQ	DATA142	[7:0]				0241000011
R12574	WSEQ_Sequence_144	WSEQ_	DATA_WIDT							WSEC	_ADDR143	[12:0]							E2281734h
(311Eh)	MCEO Comunes 145	WEED		LAY143 [3:0]		WSI	eq_data_	START143	[3:0]	Weed	ADDR144	[12:0]	WSEQ_	DATA143	[7:0]				000000016
R12576 (3120h)	WSEQ_Sequence_145	WOEQ_	DATA_WIDT WSEQ DE	LAY144 [3:0]		WSI	EQ DATA	START144	[3:0]	WSEG	_ADDR 144	12.0]	WSEQ	DATA144	[7:0]				0228F501h
R12578	WSEQ_Sequence_146	WSEQ_	DATA_WIDT							WSEC	_ADDR145	[12:0]		•					0000F000h
(3122h)				LAY145 [3:0]		WSI	EQ_DATA_	START145	[3:0]				WSEQ	DATA145	[7:0]				
R12580 (3124h)	WSEQ_Sequence_147	WSEQ_	DATA_WIDT	H146 [2:0] LAY146 [3:0]		WSI	FO DATA	START146	[3:0]	WSEC	_ADDR146	[12:0]	WSEO	DATA146	[7:0]				0000F000h
R12582	WSEQ_Sequence_148	WSEQ	DATA_WIDT			110	LQ_D/II/L	01/4(1140	[0.0]	WSEQ	_ADDR147	[12:0]	WOLK.		[1.0]				0000F000h
(3126h)				LAY147 [3:0]		WSI	eq_data_	START147	[3:0]				WSEQ	DATA147	[7:0]				
R12584 (3128h)	WSEQ_Sequence_149	WSEQ_	DATA_WIDT			MC	FO DATA	CTADT140	10.01	WSEQ	_ADDR148	[12:0]	WCEO	DATA440	[7,0]				0000F000h
R12586	WSEQ_Sequence_150	WSEQ	DATA_WIDT	LAY148 [3:0] H149 [2:0]		Wo	EQ_DAIA_	START148	[3.0]	WSEQ	ADDR149	[12:0]	WOEQ	DATA148	[7.0]				0000F000h
(312Ah)			WSEQ_DE	LAY149 [3:0		WSI	eq_data_	START149	[3:0]				WSEQ_	DATA149	[7:0]				
R12588 (312Ch)	WSEQ_Sequence_151	WSEQ_	DATA_WIDT			14/01	EO DATA	OT4 DT450	ro o1	WSEQ	_ADDR150	[12:0]	14/050	DATA 450	/T 01				0000F000h
R12590	WSEQ Sequence 152	WSEQ	DATA_WIDT	LAY150 [3:0] H151 [2:0]		WSI	EQ_DATA_	START150	[3:0]	WSEC	ADDR151	[12:0]	WSEQ	DATA150	[7:0]				02283A01h
(312Eh)				LAY151 [3:0		WSI	EQ_DATA_	START151	[3:0]				WSEQ	DATA151	[7:0]				02200710111
R12592 (3130h)	WSEQ_Sequence_153	WSEQ_	DATA_WIDT			14/01	50 D.IT.	OT4 DT450	ro o1	WSEQ	_ADDR152	[12:0]	14/050	D.171.150	/7 A1				C2281300h
R12594	WSEQ_Sequence_154	WSEO	DATA_WIDT	LAY152 [3:0]		WSI	EQ_DATA_	START152	[3:0]	WSEO	_ADDR153	112:01	WSEQ	DATA152	[7:0]				02280B00h
(3132h)	WoLQ_ocquence_104			LAY153 [3:0]		WSI	EQ_DATA_	START153	[3:0]	1.024		[.=.0]	WSEQ	DATA153	[7:0]				0220000011
R12596	WSEQ_Sequence_155	WSEQ_	DATA_WIDT							WSEC	_ADDR154	[12:0]							0228FF01h
(3134h) R12598	MSEO Seguence 156	WSEO	WSEQ_DE DATA WIDT	LAY154 [3:0]		WSI	eq_data_	START154	[3:0]	WSEC	ADDR155	112-01	WSEQ	DATA154	[7:0]				0000F000h
(3136h)	WSEQ_Sequence_156	WOLQ_		LAY155 [3:0]		WSI	EQ DATA	START155	[3:0]	WOLG	_ADDINIO	1[12.0]	WSEQ	DATA155	[7:0]				00000000011
R12600	WSEQ_Sequence_157	WSEQ_	DATA_WIDT							WSEQ	_ADDR156	[12:0]							0000F000h
(3138h)	MOEO 0 450	WCEO		LAY156 [3:0]		WSI	eq_data_	START156	[3:0]	WCEO	ADDD46	10.01	WSEQ	DATA156	[7:0]				000050006
R12602 (313Ah)	WSEQ_Sequence_158	WSEQ_	DATA_WIDT WSEQ_DE	LAY157 [3:0]		WSI	EQ DATA	START157	[3:0]	WSEG	_ADDR157	[12.0]	WSEQ	DATA157	[7:0]				0000F000h
R12604	WSEQ_Sequence_159	WSEQ_	DATA_WIDT							WSEC	_ADDR158	[12:0]							0000F000h
(313Ch)	1050 0 100	14/050		LAY158 [3:0]		WSI	eq_data_	START158	[3:0]	14/050	ADDD450	740.03	WSEQ	DATA158	[7:0]				222522
R12606 (313Eh)	WSEQ_Sequence_160	WSEQ_	DATA_WIDT	H159 [2:0] LAY159 [3:0]		WSI	FO DATA	START159	[3:0]	WSEG	_ADDR159	[12:0]	WSEO	DATA159	[7:0]				0000F000h
R12608	WSEQ_Sequence_161	WSEQ	DATA_WIDT			110	LQ_D/II/L	017411100	[0.0]	WSEC	_ADDR160	[12:0]	WOEW.		[1.0]				0000F000h
(3140h)				LAY160 [3:0]		WSI	eq_data_	START160	[3:0]				WSEQ	DATA160	[7:0]				
R12610 (3142h)	WSEQ_Sequence_162	WSEQ_	DATA_WIDT	H161 [2:0] LAY161 [3:0]		\/\Q!	EO DATA	START161	[3:0]	WSEQ	_ADDR161	[12:0]	WSEO	DATA161	[7:0]				0000F000h
R12612	WSEQ Sequence 163	WSEQ	DATA_WIDT			Wo	EQ_DAIA_	SIARTIOI	[3.0]	WSEC	ADDR162	[12:0]	WOEQ	DAIAIOI	[7.0]				0000F000h
(3144h)				LAY162 [3:0		WSI	eq_data_	START162	[3:0]				WSEQ_	DATA162	[7:0]				
R12614 (3146h)	WSEQ_Sequence_164	WSEQ_	DATA_WIDT			14/0	EO DATA	OTABT:00	12.03	WSEQ	_ADDR163	[12:0]	WOEC	DATA	[7:0]			-	0000F000h
R12616	WSEQ Sequence 165	WSEO	WSEQ_DE DATA_WIDT	LAY163 [3:0] H164 [2:0]		WSI	EQ_DATA_	START163	[3:0]	WSEC	_ADDR164	[12:0]	WSEQ_	DATA163	[/:U]				82293719h
(3148h)				LAY164 [3:0]		WSI	EQ_DATA_	START164	[3:0]			,	WSEQ	DATA164	[7:0]				322007 1011
R12618	WSEQ_Sequence_166	WSEQ_	DATA_WIDT							WSEQ	_ADDR165	[12:0]					•		C2500001h
(314Ah) R12620	WSEQ Sequence 167	WSEO	WSEQ_DE DATA_WIDT	LAY165 [3:0]		WSI	EQ_DATA_	START165	[3:0]	WSEO	ADDR166	112-01	WSEQ	DATA165	[7:0]				02291301h
(314Ch)	VYOLW_Ocquence_10/	11020		LAY166 [3:0]		WSI	EQ_DATA	START166	[3:0]	VVOLG	יייייין או	. [. 4.0]	WSEQ	DATA166	[7:0]				0223130111
R12622	WSEQ_Sequence_168	WSEQ_	DATA_WIDT	H167 [2:0]						WSEC	_ADDR167	[12:0]							8229191Fh
(314Eh)			WSEQ_DE	LAY167 [3:0]		WSI	EQ_DATA_	START167	[3:0]				WSEQ	DATA167	[7:0]				



Register	Name	15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R12624 (3150h)	WSEQ_Sequence_169	WSEQ_DATA_ WSE		168 [2:0] AY168 [3:0]		WSI	EQ_DATA_	START168	[3:0]	WSEC	_ADDR168	[12:0]	WSEQ_DA	TA168 [7:0]				82510B00h
R12626 (3152h)	WSEQ_Sequence_170	WSEQ_DATA_ WSE		169 [2:0] AY169 [3:0]		WSE	EQ_DATA_	START169	[3:0]	WSEC	_ADDR169	[12:0]	WSEQ_DA	TA169 [7:0]				E251023Bh
R12628 (3154h)	WSEQ_Sequence_171	WSEQ_DATA_ WSE		170 [2:0] AY170 [3:0]		WSI	EQ_DATA_	START170	[3:0]	WSEC	_ADDR170	[12:0]	WSEQ_DA	TA170 [7:0]				02513B01h
R12630 (3156h)	WSEQ_Sequence_172	WSEQ_DATA_ WSE		171 [2:0] AY171 [3:0		WSI	EQ DATA	START171	[3:0]	WSEC	_ADDR171	[12:0]	WSEQ DA	TA171 [7:0]				62500000h
R12632 (3158h)	WSEQ_Sequence_173	WSEQ_DATA_	_WIDTH					START172		WSEC	_ADDR172	[12:0]		TA172 [7:0]				E2514288h
R12634 (315Ah)	WSEQ_Sequence_174	WSEQ_DATA_	_WIDTH					START173		WSEC	_ADDR173	[12:0]		TA173 [7:0]				02510B00h
R12636 (315Ch)	WSEQ_Sequence_175	WSEQ_DATA_ WSE	_	174 [2:0] AY174 [3:0		WSI	EQ DATA	START174	[3:0]	WSEC	_ADDR174	[12:0]	WSEQ DA	TA174 [7:0]				02510B00h
R12638 (315Eh)	WSEQ_Sequence_176	WSEQ_DATA_ WSE		175 [2:0] AY175 [3:0				START175		WSEC	_ADDR175	[12:0]	WSEQ_DA	TA175 [7:0]				02290E01h
R12640 (3160h)	WSEQ_Sequence_177	WSEQ_DATA_ WSE		176 [2:0] AY176 [3:0				START176		WSEC	_ADDR176	[12:0]	_	TA176 [7:0]				42510C02h
R12642 (3162h)	WSEQ_Sequence_178	WSEQ_DATA_ WSE		177 [2:0] AY177 [3:0				START177		WSEC	_ADDR177	[12:0]	WSEQ DA	TA177 [7:0]				E2510227h
R12644 (3164h)	WSEQ_Sequence_179	WSEQ_DATA_	_WIDTH			WSI	EQ DATA	START178	[3:0]	WSEC	_ADDR178	[12:0]		TA178 [7:0]				02513B01h
R12646 (3166h)	WSEQ_Sequence_180	WSEQ_DATA	_WIDTH					START179		WSEC	_ADDR179	[12:0]		TA179 [7:0]				E2514266h
R12648 (3168h)	WSEQ_Sequence_181	WSEQ_DATA	_WIDTH					START180		WSEC	_ADDR180	[12:0]		TA180 [7:0]				E2515294h
R12650 (316Ah)	WSEQ_Sequence_182	WSEQ_DATA	_WIDTH					START181		WSEC	_ADDR181	[12:0]		TA181 [7:0]				02510B00h
R12652 (316Ch)	WSEQ_Sequence_183	WSEQ_DATA	_WIDTH					START182		WSEC	_ADDR182	[12:0]	_	TA182 [7:0]				02510B00h
R12654 (316Eh)	WSEQ_Sequence_184	WSEQ_DATA	_WIDTH					START183		WSEC	_ADDR183	[12:0]		TA183 [7:0]				E2291734h
R12656 (3170h)	WSEQ_Sequence_185	WSEQ_DATA	_WIDTH					START184		WSEC	_ADDR184	[12:0]	_	TA184 [7:0]				0229F501h
R12658 (3172h)	WSEQ_Sequence_186	WSEQ_DATA	_WIDTH					START185		WSEC	_ADDR185	[12:0]		TA185 [7:0]				0000F000h
R12660 (3174h)	WSEQ_Sequence_187	WSEQ_DATA	_WIDTH					START186		WSEC	_ADDR186	[12:0]		TA186 [7:0]				0000F000h
R12662 (3176h)	WSEQ_Sequence_188	WSEQ_DATA	_WIDTH					START187		WSEC	_ADDR187	[12:0]		TA187 [7:0]				0000F000h
R12664 (3178h)	WSEQ_Sequence_189	WSEQ_DATA	_WIDTH					START188		WSEC	_ADDR188	[12:0]		TA188 [7:0]				0000F000h
R12666 (317Ah)	WSEQ_Sequence_190	WSEQ_DATA	_WIDTH					START189		WSEC	_ADDR189	[12:0]	_	TA189 [7:0]				0000F000h
R12668 (317Ch)	WSEQ_Sequence_191	WSEQ_DATA	WIDTH					START190		WSEC	_ADDR190	[12:0]		TA190 [7:0]				0000F000h
R12670 (317Eh)	WSEQ_Sequence_192	WSEQ_DATA	_WIDTH					START191		WSEC	_ADDR191	[12:0]	_	TA191 [7:0]				02293A01h
R12672 (3180h)	WSEQ_Sequence_193	WSEQ_DATA	_WIDTH					START192		WSEC	_ADDR192	[12:0]		TA192 [7:0]				C2291300h
R12674 (3182h)	WSEQ_Sequence_194	WSEQ_DATA	_WIDTH					START193		WSEC	_ADDR193	[12:0]		TA193 [7:0]				02290B00h
R12676 (3184h)	WSEQ_Sequence_195	WSEQ_DATA_	WIDTH					START194		WSEC	_ADDR194	[12:0]		TA194 [7:0]				0229FF01h
R12678 (3186h)	WSEQ_Sequence_196	WSEQ_DATA	_WIDTH					START195		WSEC	_ADDR195	[12:0]		TA195 [7:0]				0000F000h
R12680 (3188h)	WSEQ_Sequence_197	WSEQ_DATA	_WIDTH					START196		WSEC	_ADDR196	[12:0]		TA196 [7:0]				0000F000h
R12682 (318Ah)	WSEQ_Sequence_198	WSEQ_DATA	_WIDTH					START190		WSEC	_ADDR197	[12:0]	_	TA197 [7:0]				0000F000h
R12684 (318Ch)	WSEQ_Sequence_199	WSEQ_DATA_	_WIDTH					START197		WSEC	_ADDR198	[12:0]		TA198 [7:0]				0000F000h
R12686 (318Eh)	WSEQ_Sequence_200	WSEQ_DATA	_WIDTH	199 [2:0]						WSEC	_ADDR199	[12:0]	_					0000F000h
R12688 (3190h)	WSEQ_Sequence_201	WSEQ_DATA	_WIDTH					START199		WSEC	_ADDR200	[12:0]		TA199 [7:0]				0000F000h
R12690 (3192h)	WSEQ_Sequence_202	WSEQ_DATA	_WIDTH					START200		WSEC	_ADDR201	[12:0]		TA200 [7:0]				0000F000h
R12692	WSEQ_Sequence_203	WSEQ_DATA_	_WIDTH					START201		WSEC	_ADDR202	[12:0]		TA201 [7:0]				0000F000h
(3194h) R12694 (3196h)	WSEQ_Sequence_204	WSEQ_DATA	_WIDTH					START202		WSEC	_ADDR203	[12:0]		TA202 [7:0]				0000F000h
(3196h)		WSE	Q_DELA	AY203 [3:0]		WSI	=Q_DATA_	START203	[3:0]				WSEQ_DA	ATA203 [7:0]				



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	1	16 0	Default
R12696 (3198h)	WSEQ_Sequence_205	WSEQ_I	DATA_WIDTI WSEQ DEL		, 	10/01	FO DATA	START204	[3:0]	WSEQ	_ADDR204	[12:0]	WSEO D	ATA204 [7:0]	1	•		822A3719h
R12698 (319Ah)	WSEQ_Sequence_206	WSEQ_I	DATA_WIDTI WSEQ_DEL	1205 [2:0]				START205		WSEC	_ADDR205	[12:0]		ATA205 [7:0]				C2500001h
R12700 (319Ch)	WSEQ_Sequence_207	WSEQ_I	DATA_WIDTI WSEQ_DEL					START206		WSEC	_ADDR206	[12:0]		ATA206 [7:0]				022A1301h
R12702 (319Eh)	WSEQ_Sequence_208	WSEQ_I	DATA_WIDTI WSEQ DEL		· ·	1//01	EO DATA	QTADT207	13:01	WSEQ	_ADDR207	[12:0]	WSEO DA	ATA207 [7:0]	1			822A191Fh
R12704 (31A0h)	WSEQ_Sequence_209	WSEQ_I	DATA_WIDTI WSEQ_DEL	1208 [2:0]				START207 START208		WSEQ	_ADDR208	[12:0]	_	ATA207 [7:0]				82510B02h
R12706 (31A2h)	WSEQ_Sequence_210	WSEQ_I	DATA_WIDTH	1209 [2:0]				START209		WSEC	_ADDR209	[12:0]		ATA209 [7:0]	•			E251023Bh
R12708 (31A4h)	WSEQ_Sequence_211	WSEQ_I	DATA_WIDTI	H210 [2:0]				START210		WSEQ	_ADDR210	[12:0]		ATA210 [7:0]				02513B01h
R12710 (31A6h)	WSEQ_Sequence_212	WSEQ_I	DATA_WIDTI WSEQ_DEL			WSI	EQ_DATA_	START211	[3:0]	WSEC	_ADDR211	[12:0]	WSEQ_DA	ATA211 [7:0]				62500000h
R12712 (31A8h)	WSEQ_Sequence_213	WSEQ_I	DATA_WIDTI WSEQ_DEL			WSI	EQ_DATA_	START212	[3:0]	WSEQ	_ADDR212	[12:0]	WSEQ_DA	ATA212 [7:0]				E2514288h
R12714 (31AAh)	WSEQ_Sequence_214	_	DATA_WIDTI WSEQ_DEL	AY213 [3:0]		WSE	EQ_DATA_	START213	[3:0]		_ADDR213		WSEQ_DA	ATA213 [7:0]				02510B00h
R12716 (31ACh)	WSEQ_Sequence_215	_	DATA_WIDTI WSEQ_DEL	AY214 [3:0]		WSI	EQ_DATA_	START214	[3:0]		_ADDR214		WSEQ_DA	ATA214 [7:0]				02510B00h
R12718 (31AEh)	WSEQ_Sequence_216	_	DATA_WIDTI WSEQ_DEL	AY215 [3:0]		WSI	EQ_DATA_	START215	[3:0]	WSEQ	_ADDR215	[12:0]	WSEQ_DA	ATA215 [7:0]				022A0E01h
R12720 (31B0h)	WSEQ_Sequence_217	WSEQ_I	DATA_WIDTI WSEQ_DEL			WSE	EQ_DATA_	START216	[3:0]		_ADDR216		WSEQ_DA	ATA216 [7:0]				42510C03h
R12722 (31B2h)	WSEQ_Sequence_218		DATA_WIDTI WSEQ_DEL	AY217 [3:0]		WSI	EQ_DATA_	START217	[3:0]	WSEQ	_ADDR217	[12:0]	WSEQ_DA	ATA217 [7:0]				E2510227h
R12724 (31B4h)	WSEQ_Sequence_219		DATA_WIDTI WSEQ_DEL	AY218 [3:0]		WSI	EQ_DATA_	START218	[3:0]		_ADDR218		WSEQ_DA	ATA218 [7:0]				02513B01h
R12726 (31B6h)	WSEQ_Sequence_220		DATA_WIDTI WSEQ_DEL	AY219 [3:0]		WSI	EQ_DATA_	START219	[3:0]		_ADDR219		WSEQ_DA	ATA219 [7:0]				E2514266h
R12728 (31B8h)	WSEQ_Sequence_221	_	DATA_WIDTI WSEQ_DEL	AY220 [3:0]		WSI	EQ_DATA_	START220	[3:0]		_ADDR220		WSEQ_DA	ATA220 [7:0]				E2515294h
R12730 (31BAh)	WSEQ_Sequence_222		DATA_WIDTI WSEQ_DEL	AY221 [3:0]		WSI	EQ_DATA_	START221	[3:0]		_ADDR221		WSEQ_DA	ATA221 [7:0]				02510B00h
R12732 (31BCh)	WSEQ_Sequence_223	WSEQ_I	DATA_WIDTI WSEQ_DEL			WSI	EQ_DATA_	START222	[3:0]	WSEQ	_ADDR222	[12:0]	WSEQ_DA	ATA222 [7:0]				02510B00h
R12734 (31BEh)	WSEQ_Sequence_224	WSEQ_I	DATA_WIDTI WSEQ_DEL			WSE	EQ_DATA_	START223	[3:0]	WSEQ	_ADDR223	[12:0]	WSEQ_DA	ATA223 [7:0]]			E22A1734h
R12736 (31C0h)	WSEQ_Sequence_225	WSEQ_I	DATA_WIDTI WSEQ_DEL			WSI	EQ_DATA_	START224	[3:0]	WSEQ	_ADDR224	[12:0]	WSEQ_DA	ATA224 [7:0]]			022AF501h
R12738 (31C2h)	WSEQ_Sequence_226	WSEQ_I	DATA_WIDTI WSEQ_DEL			WSI	EQ_DATA_	START225	[3:0]	WSEQ	_ADDR225	[12:0]	WSEQ_DA	ATA225 [7:0]]			0000F000h
R12740 (31C4h)	WSEQ_Sequence_227	WSEQ_I	DATA_WIDTI WSEQ_DEL			WSI	EQ_DATA_	START226	[3:0]	WSEQ	_ADDR226	[12:0]	WSEQ_DA	ATA226 [7:0]				0000F000h
R12742 (31C6h)	WSEQ_Sequence_228	WSEQ_I	DATA_WIDTI WSEQ_DEL			WSI	EQ_DATA_	START227	[3:0]	WSEQ	_ADDR227	[12:0]	WSEQ_DA	ATA227 [7:0]				0000F000h
R12744 (31C8h)	WSEQ_Sequence_229	WSEQ_I	DATA_WIDTI WSEQ_DEL			WSI	EQ_DATA_	START228	[3:0]	WSEQ	_ADDR228	[12:0]	WSEQ_DA	ATA228 [7:0]				0000F000h
R12746 (31CAh)	WSEQ_Sequence_230	WSEQ_I	DATA_WIDTI WSEQ_DEL			WSI	EQ_DATA_	START229	[3:0]	WSEQ	_ADDR229	[12:0]	WSEQ_DA	ATA229 [7:0]				0000F000h
R12748 (31CCh)	WSEQ_Sequence_231	WSEQ_I	DATA_WIDTI WSEQ_DEL			WSI	EQ_DATA_	START230	[3:0]	WSEQ	_ADDR230	[12:0]	WSEQ_DA	ATA230 [7:0]]			0000F000h
R12750 (31CEh)	WSEQ_Sequence_232	WSEQ_I	DATA_WIDTI WSEQ_DEL			WSI	EQ_DATA_	START231	[3:0]	WSEQ	_ADDR231	[12:0]	WSEQ_DA	ATA231 [7:0]]			022A3A01h
R12752 (31D0h)	WSEQ_Sequence_233	WSEQ_I	DATA_WIDTI WSEQ_DEL			WSI	EQ_DATA_	START232	[3:0]	WSEQ	_ADDR232	[12:0]	WSEQ_DA	ATA232 [7:0]				C22A1300h
R12754 (31D2h)	WSEQ_Sequence_234	WSEQ_I	DATA_WIDTI WSEQ_DEL			WSI	EQ_DATA_	START233	[3:0]	WSEQ	_ADDR233	[12:0]	WSEQ_DA	ATA233 [7:0]]			022A0B00h
R12756 (31D4h)	WSEQ_Sequence_235	WSEQ_I	DATA_WIDTI WSEQ_DEL	1234 [2:0]				START234		WSEQ	_ADDR234	[12:0]		ATA234 [7:0]				022AFF01h
R12758 (31D6h)	WSEQ_Sequence_236	WSEQ_I	DATA_WIDTI WSEQ_DEL	H235 [2:0]				START235		WSEQ	_ADDR235	[12:0]		ATA235 [7:0]				0000F000h
R12760 (31D8h)	WSEQ_Sequence_237	WSEQ_I	DATA_WIDTI WSEQ_DEL		· ·			START236		WSEQ	_ADDR236	[12:0]		ATA236 [7:0]				0000F000h
R12762 (31DAh)	WSEQ_Sequence_238	WSEQ_I	DATA_WIDTI WSEQ_DEL	H237 [2:0]				START237		WSEQ	_ADDR237	[12:0]		ATA237 [7:0]				0000F000h
R12764 (31DCh)	WSEQ_Sequence_239	WSEQ_I	DATA_WIDTI	H238 [2:0]				START238		WSEC	_ADDR238	[12:0]		ATA238 [7:0]				0000F000h
R12766 (31DEh)	WSEQ_Sequence_240	WSEQ_I	DATA_WIDTI	H239 [2:0]				START239		WSEQ	_ADDR239	[12:0]		ATA239 [7:0]				0000F000h
<u> </u>	1	1		[0.0]			(_	=00	1	1								<u> </u>



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R12768 (31E0h)	WSEQ_Sequence_241		ATA_WIDTI VSEQ_DEL	H240 [2:0] LAY240 [3:0]	WSI	EQ_DATA_	START240	[3:0]	WSEC	_ADDR240	[12:0]	WSEQ_D/	ATA240 [7:0]				0000F000h
R12770 (31E2h)	WSEQ_Sequence_242		ATA_WIDTI VSEQ_DEL	H241 [2:0] LAY241 [3:0]	WSI	EQ_DATA_	START241	[3:0]	WSEC	_ADDR241	[12:0]	WSEQ_DA	ATA241 [7:0				0000F000h
R12772 (31E4h)	WSEQ_Sequence_243	WSEQ_DA		H242 [2:0] LAY242 [3:0	1			START242		WSEC	_ADDR242	[12:0]		ATA242 [7:0				0000F000h
R12774 (31E6h)	WSEQ_Sequence_244	WSEQ_DA		H243 [2:0] _AY243 [3:0	1	WSI	EQ DATA	START243	[3:0]	WSEC	_ADDR243	[12:0]	WSEQ DA	ATA243 [7:0				0000F000h
R12776 (31E8h)	WSEQ_Sequence_245	WSEQ_DA	ATA_WIDTI					START244		WSEC	_ADDR244	[12:0]		ATA244 [7:0				0000F000h
R12778 (31EAh)	WSEQ_Sequence_246	WSEQ_DA	ATA_WIDTI					START245		WSEC	_ADDR245	[12:0]		ATA245 [7:0				0000F000h
R12780 (31ECh)	WSEQ_Sequence_247	WSEQ_DA	ATA_WIDTI					START246		WSEC	_ADDR246	[12:0]		ATA246 [7:0				0000F000h
R12782 (31EEh)	WSEQ_Sequence_248	WSEQ_DA	ATA_WIDTI					START247		WSEC	_ADDR247	[12:0]		ATA247 [7:0				0000F000h
R12784 (31F0h)	WSEQ_Sequence_249	WSEQ_DA	ATA_WIDTI							WSEC	_ADDR248	3 [12:0]		ATA248 [7:0]				0000F000h
R12786 (31F2h)	WSEQ_Sequence_250	WSEQ_DA	ATA_WIDTI	H249 [2:0]				START248		WSEC	_ADDR249	[12:0]						0000F000h
R12788 (31F4h)	WSEQ_Sequence_251	WSEQ_DA	ATA_WIDTI					START249		WSEC	_ADDR250	[12:0]		ATA249 [7:0]				0000F000h
R12790	WSEQ_Sequence_252	WSEQ_DA	ATA_WIDTI					START250		WSEC	_ADDR251	[12:0]		ATA250 [7:0]				0000F000h
(31F6h) R12792	WSEQ_Sequence_253	WSEQ_DA	ATA_WIDTI					START251		WSEC	_ADDR252	[12:0]		ATA251 [7:0]				0000F000h
(31F8h) R12794	WSEQ_Sequence_254		vseq_del ata_widti	LAY252 [3:0 H253 [2:0]]	WSI	EQ_DATA_	START252	[3:0]	WSEC	_ADDR253	3 [12:0]	WSEQ_DA	ATA252 [7:0]				0000F000h
(31FAh) R12796	WSEQ_Sequence_255		vseq_del ata_widti	LAY253 [3:0 H254 [2:0]]	WSI	EQ_DATA_	START253	[3:0]	WSEC	_ADDR254	[12:0]	WSEQ_DA	ATA253 [7:0]				0000F000h
(31FCh) R12798	WSEQ_Sequence_256		vseq_del ata_widti	_AY254 [3:0 H255 [2:0]]	WSI	EQ_DATA_	START254	[3:0]	WSEC	_ADDR255	[12:0]	WSEQ_DA	ATA254 [7:0]				0000F000h
(31FEh) R12800	WSEQ_Sequence_257		VSEQ_DEL ATA WIDTI	AY255 [3:0 H256 [2:0]]	WSI	EQ_DATA_	START255	[3:0]	WSEC	ADDR256	[12:0]	WSEQ_DA	ATA255 [7:0]				0000F000h
(3200h) R12802	WSEQ_Sequence_258		VSEQ_DEL	_AY256 [3:0]	WSI	EQ_DATA_	START256	[3:0]		ADDR257		WSEQ_DA	ATA256 [7:0]				0000F000h
(3202h) R12804	WSEQ_Sequence_259	٧		_AY257 [3:0]	WSI	EQ_DATA_	START257	[3:0]		ADDR258		WSEQ_DA	ATA257 [7:0]				0000F000h
(3204h) R12806			VSEQ_DEL	AY258 [3:0]	WSI	EQ_DATA_	START258	[3:0]		ADDR259		WSEQ_DA	ATA258 [7:0]				0000F000h
(3206h)	WSEQ_Sequence_260	٧	VSEQ_DEL	_AY259 [3:0]	WSI	EQ_DATA_	START259	[3:0]				WSEQ_DA	ATA259 [7:0]				
R12808 (3208h)	WSEQ_Sequence_261		VSEQ_DEL	_AY260 [3:0]	WSI	EQ_DATA_	START260	[3:0]		_ADDR260		WSEQ_DA	ATA260 [7:0				0000F000h
R12810 (320Ah)	WSEQ_Sequence_262		VSEQ_DEL	_AY261 [3:0]	WSI	EQ_DATA_	START261	[3:0]		_ADDR261		WSEQ_DA	ATA261 [7:0]				0000F000h
R12812 (320Ch)	WSEQ_Sequence_263	WSEQ_DA		H262 [2:0] LAY262 [3:0]	WSI	EQ_DATA_	START262	[3:0]	WSEC	_ADDR262	[12:0]	WSEQ_DA	ATA262 [7:0				0000F000h
R12814 (320Eh)	WSEQ_Sequence_264		ATA_WIDTI VSEQ_DEL	H263 [2:0] LAY263 [3:0]	WSI	EQ_DATA_	START263	[3:0]	WSEC	_ADDR263	[12:0]	WSEQ_DA	ATA263 [7:0]				0000F000h
R12816 (3210h)	WSEQ_Sequence_265	WSEQ_DA		H264 [2:0] LAY264 [3:0]	WSI	EQ_DATA_	START264	[3:0]	WSEC	_ADDR264	[12:0]	WSEQ_DA	ATA264 [7:0]				0000F000h
R12818 (3212h)	WSEQ_Sequence_266			H265 [2:0] LAY265 [3:0]	WSI	EQ_DATA_	START265	[3:0]	WSEC	_ADDR265	[12:0]	WSEQ_DA	ATA265 [7:0]				0000F000h
R12820 (3214h)	WSEQ_Sequence_267		_	H266 [2:0] LAY266 [3:0]	WSI	EQ_DATA_	START266	[3:0]	WSEC	_ADDR266	[12:0]	WSEQ_DA	ATA266 [7:0]				0000F000h
R12822 (3216h)	WSEQ_Sequence_268			H267 [2:0] LAY267 [3:0	1	WSI	EQ DATA	START267	[3:0]	WSEC	_ADDR267	[12:0]	WSEQ DA	ATA267 [7:0				0000F000h
R12824 (3218h)	WSEQ_Sequence_269	WSEQ_DA		H268 [2:0] LAY268 [3:0	1	WSI	EQ DATA	START268	[3:0]	WSEC	_ADDR268	[12:0]		ATA268 [7:0				0000F000h
R12826 (321Ah)	WSEQ_Sequence_270	WSEQ_DA	ATA_WIDTI					START269		WSEC	_ADDR269	[12:0]		ATA269 [7:0				0000F000h
R12828 (321Ch)	WSEQ_Sequence_271	WSEQ_DA	ATA_WIDTI					START270		WSEC	_ADDR270	[12:0]		ATA270 [7:0				0000F000h
R12830 (321Eh)	WSEQ_Sequence_272	WSEQ_DA	ATA_WIDTI	H271 [2:0]						WSEC	_ADDR271	[12:0]						0000F000h
R12832 (3220h)	WSEQ_Sequence_273	WSEQ_DA	ATA_WIDTI					START271		WSEC	_ADDR272	[12:0]		ATA271 [7:0]				0000F000h
R12834 (3222h)	WSEQ_Sequence_274	WSEQ_DA	ATA_WIDTI					START272		WSEC	_ADDR273	3 [12:0]		ATA272 [7:0]				0000F000h
R12836	WSEQ_Sequence_275	WSEQ_DA	ATA_WIDTI					START273		WSEC	_ADDR274	[12:0]		ATA273 [7:0]				0000F000h
(3224h) R12838	WSEQ_Sequence_276	WSEQ_DA	ATA_WIDTI	_AY274 [3:0 H275 [2:0]				START274		WSEC	_ADDR275	i [12:0]		ATA274 [7:0]				0000F000h
(3226h)		V	VSEQ_DEL	_AY275 [3:0		WSI	EQ_DATA_	START275	[3:0]				WSEQ_DA	ATA275 [7:0]			-	



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R12840	WSEQ_Sequence_277	WSEQ_	DATA_WIDT							WSEQ	_ADDR276	[12:0]						0000F000h
(3228h) R12842	WSEQ Sequence 278	WSEO	DATA WIDT	LAY276 [3:0]		WSI	eq_data_	START276	[3:0]	WSEC	ADDR277	7 [12:0]	WSEQ_I)ATA276 [7:0	0]			0000F000h
(322Ah)	WSEQ_Sequence_276	WOLQ_		LAY277 [3:0]		WSI	EQ DATA	START277	[3:0]	WOLG	_ADDINZ//	[12.0]	WSEQ [DATA277 [7:0	0]			00001 00011
R12844	WSEQ_Sequence_279	WSEQ_	DATA_WIDT							WSEC	_ADDR278	3 [12:0]						0000F000h
(322Ch)	MOEO 0 000	WCEO		LAY278 [3:0]		WSI	EQ_DATA_	START278	[3:0]	WCEC	ADDD270	140.01	WSEQ_[OATA278 [7:0)]			000050006
R12846 (322Eh)	WSEQ_Sequence_280	WSEQ_	DATA_WIDT WSEQ_DE	LAY279 [3:0]		WSI	EQ DATA	START279	[3:0]	WSEG	_ADDR279	7 [12.U]	WSEQ [DATA279 [7:0)]			0000F000h
R12848	WSEQ_Sequence_281	WSEQ_	DATA_WIDT						[]	WSEC	_ADDR280	[12:0]						0000F000h
(3230h)				LAY280 [3:0]		WSI	eq_data_	START280	[3:0]				WSEQ_[OATA280 [7:0)]			
R12850 (3232h)	WSEQ_Sequence_282	WSEQ_	DATA_WIDT	H281 [2:0] LAY281 [3:0]		WS!	FO DATA	START281	[3:0]	WSEC	_ADDR281	[12:0]	WSEO I	DATA281 [7:0	าเ			0000F000h
R12852	WSEQ Sequence 283	WSEQ	DATA WIDT			VVOI	LQ_DAIA_	STAINTZOT	[3.0]	WSEQ	ADDR282	2 [12:0]	WOLQ_I	JA 1A201 [7.0	<i>'</i> I			0000F000h
(3234h)				LAY282 [3:0]		WSI	EQ_DATA_	START282	[3:0]				WSEQ_[DATA282 [7:0)]			1
R12854	WSEQ_Sequence_284	WSEQ_	DATA_WIDT		. 1	14/01	50 D.ITA	OTABTOOS	ro o1	WSEQ	_ADDR283	3 [12:0]	14/050	17100017	.,			0000F000h
(3236h) R12856	WSEQ Sequence 285	WSEO	DATA WIDT	LAY283 [3:0]		WSI	EQ_DATA_	START283	[3:0]	WSEC	ADDR284	1 [12:0]	WSEQ_L	DATA283 [7:0)]			0000F000h
(3238h)	WOLQ_OEQUETICE_200	WOLK_		LAY284 [3:0]		WSI	EQ_DATA_	START284	[3:0]	11024	_/1001120	[12.0]	WSEQ_[DATA284 [7:0	0]			00001 00011
R12858	WSEQ_Sequence_286	WSEQ_	DATA_WIDT							WSEC	_ADDR285	[12:0]						0000F000h
(323Ah)	MOEO 0	WOEO		LAY285 [3:0]		WSI	eq_data_	START285	[3:0]	WOEG	A DDD000	140.01	WSEQ_[DATA285 [7:0)]			000050001
R12860 (323Ch)	WSEQ_Sequence_287	WSEQ_	DATA_WIDT	H286 [2:0] LAY286 [3:0]		WSI	FO DATA	START286	[3:0]	WSEG	_ADDR286	[12:0]	WSFQ [DATA286 [7:0	וו			0000F000h
R12862	WSEQ_Sequence_288	WSEQ_	DATA_WIDT						[]	WSEC	_ADDR287	[12:0]						0000F000h
(323Eh)				LAY287 [3:0]		WSI	eq_data_	START287	[3:0]				WSEQ_[)ATA287 [7:0)]			
R12864 (3240h)	WSEQ_Sequence_289	WSEQ_	DATA_WIDT	H288 [2:0] LAY288 [3:0]	ı [MC	FO DATA	CTADTOO	10.01	WSEQ	_ADDR288	3 [12:0]	WCEO I	ATA 200 17.0	71			0000F000h
R12866	WSEQ_Sequence_290	WSEQ	DATA_WIDT			VVOI	EQ_DATA_	START288	[3.0]	WSEC	ADDR289	9 [12:0]	WSEQ_L	DATA288 [7:0	<i>)</i>]			0000F000h
(3242h)				LAY289 [3:0]		WSI	EQ_DATA_	START289	[3:0]		_		WSEQ_[DATA289 [7:0	0]			
R12868	WSEQ_Sequence_291	WSEQ_	DATA_WIDT							WSEC	_ADDR290	[12:0]						0000F000h
(3244h)	MCEO Comuenos 202	WCEO		LAY290 [3:0]		WSI	EQ_DATA_	START290	[3:0]	Weed	ADDD201	112:01	WSEQ_[DATA290 [7:0)]			00000000
R12870 (3246h)	WSEQ_Sequence_292	WSEQ_	DATA_WIDT WSEQ_DE	LAY291 [3:0]		WSI	EQ DATA	START291	[3:0]	WSEG	_ADDR291	[12.0]	WSEQ [DATA291 [7:0)]			0000F000h
R12872	WSEQ_Sequence_293	WSEQ_	DATA_WIDT						[]	WSEC	_ADDR292	2 [12:0]			,			0000F000h
(3248h)				LAY292 [3:0]		WSI	eq_data_	START292	[3:0]				WSEQ_[)ATA292 [7:0)]			
R12874 (324Ah)	WSEQ_Sequence_294	WSEQ_	DATA_WIDT	H293 [2:0] LAY293 [3:0]		WS!	FO DATA	START293	[3:0]	WSEQ	_ADDR293	3 [12:0]	WSEO I	DATA293 [7:0	าา			0000F000h
R12876	WSEQ_Sequence_295	WSEQ	DATA WIDT			****	LQ_DAIA_	01/41/12/3	[0.0]	WSEQ	ADDR294	[12:0]	WOLQ_I	JAIA233 [1.0	7]			0000F000h
(324Ch)			WSEQ_DE	LAY294 [3:0]		WSI	EQ_DATA_	START294	[3:0]				WSEQ_[OATA294 [7:0)]			
R12878 (324Eh)	WSEQ_Sequence_296	WSEQ_	DATA_WIDT		. 1	14/01	EO D.IT.	OTABTOOR	ro o1	WSEQ	_ADDR295	[12:0]	14/050	17100517	.,			0000F000h
R12880	WSEQ Sequence 297	WSFQ	DATA WIDT	LAY295 [3:0] H296 [2:0]		WSI	EQ_DATA_	START295	[3:0]	WSEC	ADDR296	112:01	WSEQ_L	OATA295 [7:0)]			0000F000h
(3250h)				LAY296 [3:0]		WSI	EQ_DATA_	START296	[3:0]	11024		,[.2.0]	WSEQ_[DATA296 [7:0)]			00001 00011
R12882	WSEQ_Sequence_298	WSEQ_	DATA_WIDT							WSEQ	_ADDR297	7 [12:0]						0000F000h
(3252h)	WSEQ Seguence 299	WCEO	WSEQ_DE DATA WIDT	LAY297 [3:0]		WSI	eq_data_	START297	[3:0]	Weed	ADDR298	10.01	WSEQ_[)ATA297 [7:0	0]			00000000
R12884 (3254h)	WSEQ_Sequence_299	WOLQ_		LAY298 [3:0]		WSI	EQ DATA	START298	[3:0]	WOLG	_ADDIN290	0 [12.0]	WSEQ [DATA298 [7:0	0]			0000F000h
R12886	WSEQ_Sequence_300	WSEQ_	DATA_WIDT	H299 [2:0]						WSEQ	_ADDR299	[12:0]		-				0000F000h
(3256h)	N/050 0	WOEO		LAY299 [3:0]		WSI	EQ_DATA_	START299	[3:0]	WOE	ADDDOO	140.01	WSEQ_[DATA299 [7:0)]			000050001
R12888 (3258h)	WSEQ_Sequence_301	WSEQ_	DATA_WIDT	H300 [2:0] LAY300 [3:0]	1	WSI	FO DATA	START300	[3:0]	WSEC	_ADDR300	[12:0]	WSFO [DATA300 [7:0	וו			0000F000h
R12890	WSEQ_Sequence_302	WSEQ_	DATA_WIDT			****		.0.11.11.000	[0.0]	WSEQ	_ADDR301	[12:0]		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	-1			0000F000h
(325Ah)				LAY301 [3:0]		WSI	eq_data_	START301	[3:0]				WSEQ_[DATA301 [7:0)]			
R12892 (325Ch)	WSEQ_Sequence_303	WSEQ_	DATA_WIDT	H302 [2:0] LAY302 [3:0]	ı 1	WC	EO DATA	START302	10.01	WSEQ	_ADDR302	2 [12:0]	Ween I	DATA302 [7:0	זו			0000F000h
R12894	WSEQ_Sequence_304	WSEQ	DATA_WIDT			VVOI	EQ_DAIA_	31AK1302	[3.0]	WSEC	ADDR303	3 [12:0]	WSEQ_L	JATA302 [7.0	<i>I</i> J			0000F000h
(325Eh)				LAY303 [3:0]		WSI	EQ_DATA_	START303	[3:0]		_		WSEQ_[DATA303 [7:0	0]			
R12896	WSEQ_Sequence_305	WSEQ_	DATA_WIDT							WSEC	_ADDR304	[12:0]						0000F000h
(3260h) R12898	WSEQ_Sequence_306	WSEO	DATA_WIDT	LAY304 [3:0]		WSI	eq_data_	START304	[3:0]	WSEC	_ADDR305	10.01	WSEQ_I	DATA304 [7:0	0]			0000F000h
(3262h)	WSEQ_Sequence_Soo	WOLQ_		LAY305 [3:0]		WSI	EQ DATA	START305	[3:0]	WOLG		7 [12.0]	WSEQ [DATA305 [7:0	01			0000F00011
R12900	WSEQ_Sequence_307	WSEQ_	DATA_WIDT							WSEQ	_ADDR306	6 [12:0]						0000F000h
(3264h)	W050 0	VA/C= 2		LAY306 [3:0]		WSI	EQ_DATA_	START306	[3:0]	1	10000	110.00	WSEQ_[DATA306 [7:0	0]			00005
R12902 (3266h)	WSEQ_Sequence_308	WSEQ_	DATA_WIDT	H307 [2:0] LAY307 [3:0]		1//(2)	ΕΩ ΠΔΤΔ	START307	[3:01	WSEQ	_ADDR307	[12:0]	WSEO I	DATA307 [7:0	וו			0000F000h
R12904	WSEQ_Sequence_309	WSEQ	DATA_WIDT			****		-01/ W (1 0 0 1 /	[0.0]	WSEC	_ADDR308	3 [12:0]	110LW_L		1			0000F000h
(3268h)			WSEQ_DE	LAY308 [3:0]		WSI	EQ_DATA_	START308	[3:0]				WSEQ_[DATA308 [7:0	0]			
R12906 (326Ah)	WSEQ_Sequence_310	WSEQ_	DATA_WIDT		, ,	14/01	EO DATA	OTADTOCO	12.01	WSEQ	_ADDR309	[12:0]	WOTO 5	ATAOO IT O	1			0000F000h
R12908	WSEQ Sequence 311	WSEO	DATA_WIDT	LAY309 [3:0] H310 [2:0]		WSI	EW_DATA_	START309	[3.0]	WSEC	ADDR310	[12:0]	WSEQ_L	OATA309 [7:0	וי			0000F000h
(326Ch)				LAY310 [3:0]		WSI	EQ_DATA_	START310	[3:0]			, =-•1	WSEQ_[OATA310 [7:0)]			30001 00011
R12910	WSEQ_Sequence_312	WSEQ_	DATA_WIDT							WSEC	_ADDR311	[12:0]						0000F000h
(326Eh)			WSEQ_DE	LAY311 [3:0]		WS	eq_data_	START311	[3:0]				WSEQ_I	DATA311 [7:0)]			



RESPONDED SERVICE SE	Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2		7	16 0	Default
RECORD MSSC Sequence 51 MSSC DEVELOPMENT		WSEQ_Sequence_313	WSEQ_I			, I	Wei	EO DATA	QTADT040	13:01	WSEQ	_ADDR312	[12:0]	WSEO D	ATA 212 [7-0]	1	•			0000F000h
MED_Sequence_318 MSG_DEA_M_MOTIVATE_PI MSG_DEA_M	R12914	WSEQ_Sequence_314	WSEQ_I	DATA_WIDTI	H313 [2:0]						WSEQ	_ADDR313	[12:0]							0000F000h
MSCL_Sequence_31	R12916	WSEQ_Sequence_315	WSEQ_I	DATA_WIDTI	H314 [2:0]						WSEQ	_ADDR314	[12:0]							0000F000h
MED Sequence 317 MED Sequence 318 MED Sequence 318		WSEQ_Sequence_316	WSEQ_I	DATA_WIDTI	H315 [2:0]						WSEC	_ADDR315	[12:0]	_						0000F000h
REGISTATION WEST CAMPAINTS WEST CA	R12920	WSEQ_Sequence_317	WSEQ_I	DATA_WIDTI	H316 [2:0]						WSEQ	_ADDR316	[12:0]							0000F000h
RECORD WEST Sequence 31	R12922	WSEQ_Sequence_318	WSEQ_I	DATA_WIDTI	H317 [2:0]						WSEQ	_ADDR317	[12:0]							0000F000h
MSCQ_Sequence_207	R12924	WSEQ_Sequence_319	WSEQ_I	DATA_WIDTI	H318 [2:0]						WSEQ	_ADDR318	[12:0]							0000F000h
MSEQ_Sequence_322 MSEQ_Sequence_322 MSEQ_DATA_STATISTICIS MSEQ_DATA_ST	R12926	WSEQ_Sequence_320	WSEQ_I	DATA_WIDTI	H319 [2:0]						WSEQ	_ADDR319	[12:0]							0000F000h
WEST OR WEST OF WEST OR WEST		WSEQ_Sequence_321	WSEQ_I								WSEQ	_ADDR320	[12:0]	WSEQ_DA	ATA320 [7:0]]				0000F000h
WISEO_Sequence_328 WISEO_SEQ_MAX_STREATEZE[39] WISEO_ADMASS[76] 0000F000h WISEO_ADM		WSEQ_Sequence_322	WSEQ_I				WSE	EQ_DATA_	START321	[3:0]	WSEQ	_ADDR321	[12:0]	WSEQ_DA	ATA321 [7:0]					0000F000h
	(3284h)			WSEQ_DEL	AY322 [3:0		WSI	EQ_DATA_	START322	[3:0]				WSEQ_DA	ATA322 [7:0]					
WESC_DATAS FERD WESC_DATAS FERD WESC_DATAS STATES FERD WESC_DAT		WSEQ_Sequence_324	WSEQ_I				WSI	EQ_DATA_	START323	[3:0]	WSEQ	_ADDR323	[12:0]	WSEQ_DA	ATA323 [7:0]]				0000F000h
WEST_DELYSIS [7]		WSEQ_Sequence_325	WSEQ_I				WSI	EQ_DATA_	START324	[3:0]	WSEQ	_ADDR324	[12:0]	WSEQ_DA	ATA324 [7:0]]				0000F000h
Case(1)		WSEQ_Sequence_326	WSEQ_I				WSE	EQ_DATA_	START325	[3:0]	WSEQ	_ADDR325	[12:0]	WSEQ_DA	ATA325 [7:0]]				0000F000h
WSEQ_Sequence_328 WSEQ_DATA_WINDERSE_20] WSEQ_DATA_START328 [3:0] WSEQ_DATA_START 328 [3:0] WSEQ_DATA_ST	(328Ch)	WSEQ_Sequence_327		WSEQ_DEL	AY326 [3:0		WSE	eq_data_	START326	[3:0]	WSEQ	_ADDR326	[12:0]	WSEQ_DA	ATA326 [7:0]					0000F000h
WSEQ_DELAY328 [30] WSEQ_DATA_WIDTHS39 [20] WSEQ_DATA_START1328 [30] WSEQ_DATA_SSEQ_DATA_	(328Eh)	WSEQ_Sequence_328	WSEQ_I				WSI	EQ_DATA_	START327	[3:0]	WSEQ	_ADDR327	[12:0]	WSEQ_DA	ATA327 [7:0]					0000F000h
MSEQ_DELAY33(3) MSEQ_DATA_START32(3) MSEQ_ADDR330(12.0) MSEQ_DATA_START32(3) MSEQ_ADDR330(12.0) MSEQ_DATA_START330(17.0) MSEQ_ADDR330(12.0) MSEQ_DATA_START330(17.0) MSEQ_ADDR330(12.0) MSEQ_ADDR330(12	(3290h)			WSEQ_DEL	AY328 [3:0		WSI	EQ_DATA_	START328	[3:0]				WSEQ_DA	ATA328 [7:0]					
MSEQ_DATA/33D [30] WSEQ_DATA/33D [70]		WSEQ_Sequence_330	WSEQ_I				WSI	EQ_DATA_	START329	[3:0]	WSEQ	_ADDR329	[12:0]	WSEQ_DA	ATA329 [7:0]]				0000F000h
WSEQ_DATA_START33 [30] WSEQ_DATA_START33 [7:0] WSEQ_DATA_START34 [7:0] WSEQ_DATA_START34 [7:0] WSEQ_DATA_START34 [7:0] WSEQ_DATA_START34 [7:0] WSEQ_DATA_START34		WSEQ_Sequence_331	WSEQ_I				WSI	EQ_DATA_	START330	[3:0]	WSEQ	_ADDR330	[12:0]	WSEQ_DA	ATA330 [7:0]					0000F000h
WSEQ_DELAY3S_E0] WSEQ_DATA_START33S_E0] WSEQ_DATA_START34S_E0]		WSEQ_Sequence_332	WSEQ_I				WSI	EQ_DATA_	START331	[3:0]	WSEC	_ADDR331	[12:0]	WSEQ_DA	ATA331 [7:0]]				0000F000h
R12954 WSEQ_Sequence_334 WSEQ_DATA_WINTH331[20] WSEQ_DATA_START333 [3:0] WSEQ_ADDR333 [1:0] WSEQ_DATA333 [7:0] WSEQ_DATA_START333 [3:0] WSEQ_DATA333 [7:0] WSEQ_DATA330 [7:0] WSEQ		WSEQ_Sequence_333	WSEQ_I				WSI	EQ DATA	START332	[3:0]	WSEQ	_ADDR332	[12:0]	WSEQ DA	ATA332 [7:0]	1				0000F000h
WSEQ_DELAY34 [30] WSEQ_DATA_START34 [3:0] WSEQ_DATA_START34 [7:0] 0000F000h	R12954 (329Ah)	WSEQ_Sequence_334	WSEQ_I				WSI	EQ_DATA_	START333	[3:0]	WSEC	_ADDR333	[12:0]							0000F000h
S229Eh		WSEQ_Sequence_335	WSEQ_I				WSI	EQ_DATA_	START334	[3:0]	WSEC	_ADDR334	[12:0]	WSEQ_DA	ATA334 [7:0]]				0000F000h
WSEQ_DELAY336 [3:0] WSEQ_DATA_START336 [3:0] WSEQ_DATA_START336 [7:0] WSEQ_DATA_START336 [7:0] WSEQ_DATA_START336 [7:0] O000F000h		WSEQ_Sequence_336	WSEQ_I				WSI	EQ_DATA_	START335	[3:0]	WSEQ	_ADDR335	[12:0]	WSEQ_DA	ATA335 [7:0]]				0000F000h
S2A2h		WSEQ_Sequence_337	WSEQ_I								WSEQ	_ADDR336	[12:0]	WSEQ_DA	ATA336 [7:0]					0000F000h
SEQ_DELAY338 [3:0] WSEQ_DATA_START338 [3:0] WSEQ_DATA_START338 [7:0] O000F000h		WSEQ_Sequence_338	WSEQ_I				WSI	EQ_DATA_	START337	[3:0]	WSEQ	_ADDR337	[12:0]	WSEQ_DA	ATA337 [7:0]					0000F000h
WSEQ_DELAY339 [3:0] WSEQ_DATA_START339 [3:0] WSEQ_DATA_339 [7:0]		WSEQ_Sequence_339	_	WSEQ_DEL	AY338 [3:0		WSI	EQ_DATA_	START338	[3:0]	WSEQ	_ADDR338	[12:0]	WSEQ_DA	ATA338 [7:0]					0000F000h
WSEQ_DELAY340 [3:0] WSEQ_DATA_START340 [3:0] WSEQ_DATA_340 [7:0] 0000F000h		WSEQ_Sequence_340		WSEQ_DEL	AY339 [3:0		WSI	EQ_DATA_	START339	[3:0]	WSEQ	_ADDR339	[12:0]	WSEQ_DA	ATA339 [7:0]					0000F000h
WSEQ_DELAY341 [3:0] WSEQ_DATA_START341 [3:0] WSEQ_DATA_341 [7:0] 0000F000h				WSEQ_DEL	AY340 [3:0		WSE	EQ_DATA_	START340	[3:0]				WSEQ_DA	ATA340 [7:0]]				
WSEQ_DELAY342 [3:0] WSEQ_DATA_START342 [3:0] WSEQ_DATA_342 [7:0] O000F000h	(32AAh)			WSEQ_DEL	AY341 [3:0		WSE	EQ_DATA_	START341	[3:0]				WSEQ_D/	ATA341 [7:0]					
R12976 WSEQ_Sequence_345 WSEQ_DATA_WIDTH344 [2:0] WSEQ_DATA_START343 [3:0] WSEQ_DATA_START343 [3:0] WSEQ_DATA_START343 [3:0] WSEQ_DATA_START343 [3:0] O000F000h R12978 WSEQ_Sequence_346 WSEQ_DATA_WIDTH345 [2:0] WSEQ_DATA_START344 [3:0] WSEQ_DATA_START345 [3:0] WSEQ_DATA_START346 [3:0] W	(32ACh)			WSEQ_DEL	AY342 [3:0]		WSI	EQ_DATA_	START342	[3:0]				WSEQ_DA	ATA342 [7:0]					
WSEQ_DELAY344 [3:0] WSEQ_DATA_START344 [3:0] WSEQ_DATA_344 [7:0] WSEQ_DATA_344 [7:0] WSEQ_DATA_344 [7:0] 0000F000h	(32AEh)			WSEQ_DEL	AY343 [3:0		WSI	EQ_DATA_	START343	[3:0]				WSEQ_DA	ATA343 [7:0]]				
WSEQ_DELAY345 [3:0] WSEQ_DATA_START345 [3:0] WSEQ_DATA_345 [7:0]	(32B0h)			WSEQ_DEL	AY344 [3:0]		WSE	EQ_DATA_	START344	[3:0]				WSEQ_DA	ATA344 [7:0]]				
(32B4h) WSEQ_DELAY346 [3:0] WSEQ_DATA_START346 [3:0] WSEQ_DATA346 [7:0] R12982 WSEQ_Sequence_348 WSEQ_DATA_WIDTH347 [2:0] WSEQ_ADDR347 [12:0] 0000F000h	(32B2h)			WSEQ_DEL	AY345 [3:0		WSI	EQ_DATA_	START345	[3:0]				WSEQ_DA	ATA345 [7:0]]				
(AODAL)		WSEQ_Sequence_347	WSEQ_I			<u> </u>	WSI	EQ_DATA_	START346	[3:0]	WSEQ	_ADDR346	[12:0]	WSEQ_DA	ATA346 [7:0]]				0000F000h
		WSEQ_Sequence_348	WSEQ_I				WSI	EQ_DATA_	START347	[3:0]	WSEQ	_ADDR347	[12:0]	WSEQ_DA	ATA347 [7:0]					0000F000h



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	7	16 0	Default
R12984 (32B8h)	WSEQ_Sequence_349	WSEQ_[DATA_WIDTI			Wei	FO DATA	CTADT240	12.01	WSEQ	_ADDR348	[12:0]	WCEO D	ATA 240 [7.0]	•			0000F000h
R12986	WSEQ_Sequence_350	WSEQ_[WSEQ_DEL DATA_WIDTI	H349 [2:0]		WSI	EQ_DATA_	START348	[3:0]	WSEQ	_ADDR349	[12:0]	WSEQ_DA	ATA348 [7:0]				0000F000h
(32BAh) R12988	WSEQ Sequence 351	WSFQ [WSEQ_DEL DATA WIDTI			WSI	EQ_DATA_	START349	[3:0]	WSEC	ADDR350	[12:0]	WSEQ_DA	ATA349 [7:0]				0000F000h
(32BCh)	WoLa_ocquence_oon		WSEQ_DEL	AY350 [3:0]		WSI	EQ_DATA_	START350	[3:0]		_		WSEQ_DA	ATA350 [7:0]				00001 00011
R12990 (32BEh)	WSEQ_Sequence_352	WSEQ_[DATA_WIDTI WSEQ DEL		ı İ	WSI	FO DATA	START351	[3:0]	WSEQ	_ADDR351	[12:0]	WSEO DA	ATA351 [7:0]				0000F000h
R12992	WSEQ_Sequence_353	WSEQ_[DATA_WIDTI	H352 [2:0]						WSEQ	_ADDR352	[12:0]						0000F000h
(32C0h) R12994	WSEQ_Sequence_354	WSFQ [WSEQ_DEL			WSI	EQ_DATA_	START352	[3:0]	WSEC	ADDR353	[12:0]	WSEQ_DA	ATA352 [7:0]				0000F000h
(32C2h)			WSEQ_DEL	AY353 [3:0]		WSI	EQ_DATA_	START353	[3:0]		_		WSEQ_DA	ATA353 [7:0]				
R12996 (32C4h)	WSEQ_Sequence_355	WSEQ_[DATA_WIDTI WSEQ DEL		1 1	WSI	FO DATA	START354	[3:0]	WSEQ	_ADDR354	[12:0]	WSEO DA	ATA354 [7:0]	1			0000F000h
R12998	WSEQ_Sequence_356	WSEQ_[DATA_WIDTI	H355 [2:0]		****	LQ_D/II/L	017411001	[0.0]	WSEQ	_ADDR355	[12:0]	WOLK_D/	1171004 [7.0]				0000F000h
(32C6h) R13000	WSEQ_Sequence_357	WSEO I	WSEQ_DEL DATA WIDTI			WSI	EQ_DATA_	START355	[3:0]	WSEO	ADDR356	[12:0]	WSEQ_DA	ATA355 [7:0]				0000F000h
(32C8h)	WOLQ_Ocquerice_557	WOEQ_E	WSEQ_DEL			WSI	EQ_DATA_	START356	[3:0]	WOLG		[12.0]	WSEQ_DA	ATA356 [7:0]				00001 00011
R13002 (32CAh)	WSEQ_Sequence_358	WSEQ_[DATA_WIDTH		1 1	WS.	FO DATA	START357	[3:0]	WSEQ	_ADDR357	[12:0]	WSEO DA	ATA357 [7:0]	ı			0000F000h
R13004	WSEQ_Sequence_359	WSEQ_[DATA_WIDTI			*****	LQ_DAIA_	01/411001	[5.0]	WSEQ	_ADDR358	[12:0]	WOLQ_DA	117001 [1.0]				0000F000h
(32CCh) R13006	MSEO Seguence 260	Ween I	WSEQ_DEL DATA WIDTI			WSI	EQ_DATA_	START358	[3:0]	WSEO	ADDR359	[12:0]	WSEQ_DA	ATA358 [7:0]				0000F000h
(32CEh)	WSEQ_Sequence_360	WSEQ_L	WSEQ_DEL			WSI	EQ_DATA_	START359	[3:0]	WOEG		[12.0]	WSEQ_DA	ATA359 [7:0]				0000100011
R13008 (32D0h)	WSEQ_Sequence_361	WSEQ_[DATA_WIDTI WSEQ DEL		1	Wei	EO DATA	CTADTSEO	12-01	WSEQ	_ADDR360	[12:0]	WCEO D	ATA360 [7:0]				0000F000h
R13010	WSEQ_Sequence_362	WSEQ_[DATA_WIDTI		l l	Wot	EQ_DATA_	START360	[3.0]	WSEQ	_ADDR361	[12:0]	WSEQ_DF	41A300 [7.0]				0000F000h
(32D2h)	MOEO 0 202		WSEQ_DEL			WSI	EQ_DATA_	START361	[3:0]	WCEC	ADDD263	[40.0]	WSEQ_DA	ATA361 [7:0]				000050004
R13012 (32D4h)	WSEQ_Sequence_363	WSEQ_L	DATA_WIDTI WSEQ_DEL			WSI	EQ_DATA_	START362	[3:0]	WSEG	_ADDR362	[12:0]	WSEQ_DA	ATA362 [7:0]				0000F000h
R13014 (32D6h)	WSEQ_Sequence_364	WSEQ_[DATA_WIDTH		, 1	MO	EO DATA	OTADTOO	10-01	WSEQ	_ADDR363	[12:0]	WOEO DA	ATA 000 (7.0)				0000F000h
R13016	WSEQ_Sequence_365	WSEQ_[WSEQ_DEL DATA_WIDTI		l	VVSI	EQ_DATA_	START363	[3.0]	WSEQ	_ADDR364	[12:0]	WSEQ_DF	ATA363 [7:0]				0000F000h
(32D8h)		WOEO	WSEQ_DEL			WSI	eq_data_	START364	[3:0]	WOE	ADDDOOR	[40.0]	WSEQ_DA	ATA364 [7:0]				00005000
R13018 (32DAh)	WSEQ_Sequence_366	WSEQ_L	DATA_WIDTI WSEQ_DEL			WSI	EQ_DATA_	START365	[3:0]	WSEG	_ADDR365	[12:0]	WSEQ_DA	ATA365 [7:0]				0000F000h
R13020 (32DCh)	WSEQ_Sequence_367	WSEQ_[DATA_WIDTH			14/01	50 D.IT.	OTABTOOS	ro o1	WSEC	_ADDR366	[12:0]	W050 D					0000F000h
R13022	WSEQ_Sequence_368	WSEQ_[WSEQ_DEL DATA_WIDTI			WSI	EQ_DATA_	START366	[3:0]	WSEQ	_ADDR367	[12:0]	WSEQ_DA	ATA366 [7:0]				0000F000h
(32DEh)		W050 F	WSEQ_DEL			WSI	EQ_DATA_	START367	[3:0]	WOEG	ADDDOOG	[40.0]	WSEQ_DA	ATA367 [7:0]				000050004
R13024 (32E0h)	WSEQ_Sequence_369	WSEQ_L	DATA_WIDTI WSEQ_DEL			WSI	EQ_DATA_	START368	[3:0]	WSEG	_ADDR368	[12:0]	WSEQ_DA	ATA368 [7:0]				0000F000h
R13026 (32E2h)	WSEQ_Sequence_370	WSEQ_[DATA_WIDTH			WO	EO DATA	OTADTOO	10-01	WSEQ	_ADDR369	[12:0]	WOEO DA	ATA 000 (7.0)				0000F000h
R13028	WSEQ_Sequence_371	WSEQ_[WSEQ_DEL DATA_WIDTI			WSI	EQ_DATA_	START369	[3:0]	WSEQ	_ADDR370	[12:0]	WSEQ_DF	ATA369 [7:0]				0000F000h
(32E4h)		WOEO I	WSEQ_DEL			WSI	EQ_DATA_	START370	[3:0]	WOEG	ADDD074	[40.0]	WSEQ_DA	ATA370 [7:0]				
R13030 (32E6h)	WSEQ_Sequence_372	WSEQ_L	DATA_WIDTI WSEQ_DEL			WSI	EQ_DATA_	START371	[3:0]	WSEG	_ADDR371	[12:0]	WSEQ_DA	ATA371 [7:0]				0000F000h
R13032 (32E8h)	WSEQ_Sequence_373	WSEQ_[DATA_WIDTI		, 1	MOI	FO DATA	OTA DT070	10-01	WSEQ	_ADDR372	[12:0]	WOEO DA	ATA 070 (7.0)				0000F000h
R13034	WSEQ_Sequence_374	WSEQ_[WSEQ_DEL DATA_WIDTI			WSI	EQ_DATA_	START372	[3:0]	WSEQ	_ADDR373	[12:0]	WSEQ_DF	ATA372 [7:0]				0000F000h
(32EAh)		14050	WSEQ_DEL			WSI	eq_data_	START373	[3:0]	14/050	100000	**************************************	WSEQ_DA	ATA373 [7:0]				000050001
R13036 (32ECh)	WSEQ_Sequence_375		DATA_WIDTI WSEQ_DEL			WSI	EQ_DATA_	START374	[3:0]	WSEG	_ADDR374	[12:0]	WSEQ_DA	ATA374 [7:0]				0000F000h
R13038 (32EEh)	WSEQ_Sequence_376	WSEQ_[DATA_WIDTH		, ,	14/01	50 D.IT.	OT4 DT075	ro o1	WSEC	_ADDR375	[12:0]	W050 D					0000F000h
R13040	WSEQ_Sequence_377	WSEQ [WSEQ_DEL DATA_WIDTI			WSI	EQ_DATA_	START375	[3:0]	WSEQ	ADDR376	[12:0]	WSEQ_DA	ATA375 [7:0]				0000F000h
(32F0h)			WSEQ_DEL	AY376 [3:0		WSI	eq_data_	START376	[3:0]				WSEQ_DA	ATA376 [7:0]				
R13042 (32F2h)	WSEQ_Sequence_378	_	DATA_WIDTI WSEQ_DEL		1	WSI	EQ DATA	START377	[3:0]	WSEQ	_ADDR377	[12:0]	WSEQ DA	ATA377 [7:0]				0000F000h
R13044	WSEQ_Sequence_379		DATA_WIDTI	H378 [2:0]						WSEC	_ADDR378	[12:0]						0000F000h
(32F4h) R13046	WSEQ_Sequence_380	WSEQ I	WSEQ_DEL DATA WIDTI			WSI	EQ_DATA_	START378	[3:0]	WSEC	ADDR379	[12:0]	WSEQ_DA	ATA378 [7:0]				0000F000h
(32F6h)			WSEQ_DEL	AY379 [3:0		WSI	EQ_DATA_	START379	[3:0]				WSEQ_DA	ATA379 [7:0]				
R13048 (32F8h)	WSEQ_Sequence_381	WSEQ_[DATA_WIDTI WSEQ_DEL		1 1	WSI	EQ DATA	START380	[3:0]	WSEQ	_ADDR380	[12:0]	WSEQ DA	ATA380 [7:0]				0000F000h
R13050	WSEQ_Sequence_382	WSEQ_[DATA_WIDTI	H381 [2:0]						WSEQ	_ADDR381	[12:0]						0000F000h
(32FAh) R13052	WSEQ_Sequence_383	WSEO I	WSEQ_DEL			WSI	EQ_DATA_	START381	[3:0]	WSFO	ADDR382	[12:0]	WSEQ_DA	ATA381 [7:0]				0000F000h
(32FCh)			WSEQ_DEL	AY382 [3:0]		WSI	EQ_DATA_	START382	[3:0]				WSEQ_DA	ATA382 [7:0]				
R13054 (32FEh)	WSEQ_Sequence_384	WSEQ_[DATA_WIDTH WSEQ_DEL			1//01	ΕΩ ΠΔΤΔ	START383	[3:0]	WSEQ	_ADDR383	[12:0]	WSFO D	ATA383 [7:0]	1	 		0000F000h
	l .	L	**OFA_DEI	J. 11 JOJ [J.U	ı	VVOI	LW_DAIN_	01/1/1/1/0/	[0.0]	<u> </u>			TYOLK_UF	11/1000 [1.0]				



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R13056 (3300h)	WSEQ_Sequence_385	WSEQ_I	DATA_WIDT WSEQ DEI			WS	FO DATA	START384	[3:0]	WSEC	_ADDR384	[12:0]	WSFO DA	ATA384 [7:0	1		•	FFFFFFFh
R13058 (3302h)	WSEQ_Sequence_386	WSEQ_I	DATA_WIDT WSEQ_DEI	H385 [2:0]				START385		WSEC	_ADDR385	[12:0]		ATA385 [7:0				FFFFFFFh
R13060 (3304h)	WSEQ_Sequence_387	WSEQ_I	DATA_WIDT WSEQ_DEI					START386		WSEC	_ADDR386	[12:0]		ATA386 [7:0				FFFFFFFh
R13062 (3306h)	WSEQ_Sequence_388	WSEQ_I	DATA_WIDT WSEQ DEI			WS	EQ DATA	START387	[3:0]	WSEC	_ADDR387	[12:0]	WSEQ DA	ATA387 [7:0	1			FFFFFFFh
R13064 (3308h)	WSEQ_Sequence_389	WSEQ_I	DATA_WIDT WSEQ_DEI	H388 [2:0]				START388		WSEC	_ADDR388	3 [12:0]		ATA388 [7:0				FFFFFFFh
R13066 (330Ah)	WSEQ_Sequence_390	_	DATA_WIDT WSEQ_DEI	AY389 [3:0]		WS	EQ_DATA_	START389	[3:0]	WSEC	_ADDR389	[12:0]	WSEQ_D/	ATA389 [7:0]			FFFFFFFh
R13068 (330Ch)	WSEQ_Sequence_391	WSEQ_I	DATA_WIDT WSEQ_DEI			WS	EQ_DATA_	START390	[3:0]	WSEC	_ADDR390	[12:0]	WSEQ_D/	ATA390 [7:0]			FFFFFFFh
R13070 (330Eh)	WSEQ_Sequence_392	WSEQ_I	DATA_WIDT WSEQ_DEI			WS	EQ_DATA_	START391	[3:0]	WSEC	_ADDR391	[12:0]	WSEQ_D/	ATA391 [7:0]			FFFFFFFh
R13072 (3310h)	WSEQ_Sequence_393	WSEQ_I	DATA_WIDT WSEQ_DEI			WS	EQ_DATA_	START392	[3:0]	WSEC	_ADDR392	[12:0]	WSEQ_D/	ATA392 [7:0]			FFFFFFFh
R13074 (3312h)	WSEQ_Sequence_394	WSEQ_I	DATA_WIDT WSEQ_DEI			WS	EQ_DATA_	START393	[3:0]	WSEC	_ADDR393	3 [12:0]	WSEQ_D/	ATA393 [7:0]			FFFFFFFh
R13076 (3314h)	WSEQ_Sequence_395	WSEQ_I	DATA_WIDT WSEQ_DEI			WS	EQ_DATA_	START394	[3:0]	WSEC	_ADDR394	[12:0]	WSEQ_D/	ATA394 [7:0]			FFFFFFFh
R13078 (3316h)	WSEQ_Sequence_396	WSEQ_I	DATA_WIDT WSEQ_DEI			WS	EQ_DATA_	START395	[3:0]	WSEC	_ADDR395	[12:0]	WSEQ_D/	ATA395 [7:0]			FFFFFFFh
R13080 (3318h)	WSEQ_Sequence_397	WSEQ_I	DATA_WIDT WSEQ_DEI			WS	EQ_DATA_	START396	[3:0]	WSEC	_ADDR396	[12:0]	WSEQ_D/	ATA396 [7:0]			FFFFFFFh
R13082 (331Ah)	WSEQ_Sequence_398	WSEQ_I	DATA_WIDT WSEQ_DEI			WS	EQ_DATA_	START397	[3:0]	WSEC	_ADDR397	[12:0]	WSEQ_D/	ATA397 [7:0]			FFFFFFFh
R13084 (331Ch)	WSEQ_Sequence_399	WSEQ_I	DATA_WIDT					START398		WSEC	_ADDR398	3 [12:0]	WSEQ DA	ATA398 [7:0	1			FFFFFFFh
R13086 (331Eh)	WSEQ_Sequence_400	WSEQ_I	DATA_WIDT					START399		WSEC	_ADDR399	[12:0]		ATA399 [7:0				FFFFFFFh
R13088 (3320h)	WSEQ_Sequence_401	WSEQ_I	DATA_WIDT WSEQ_DEI	H400 [2:0]				START400		WSEC	_ADDR400	[12:0]		ATA400 [7:0				FFFFFFFh
R13090 (3322h)	WSEQ_Sequence_402	WSEQ_I	DATA_WIDT					START401		WSEC	_ADDR401	[12:0]		ATA401 [7:0				FFFFFFFh
R13092 (3324h)	WSEQ_Sequence_403	WSEQ_I	DATA_WIDT					START402		WSEC	_ADDR402	[12:0]		ATA402 [7:0				FFFFFFFh
R13094 (3326h)	WSEQ_Sequence_404	WSEQ_I	DATA_WIDT	H403 [2:0]				START403		WSEC	_ADDR403	3 [12:0]		ATA403 [7:0				FFFFFFFh
R13096 (3328h)	WSEQ_Sequence_405	WSEQ_I	DATA_WIDT WSEQ DEI	H404 [2:0]				START404		WSEC	_ADDR404	[12:0]	_	ATA404 [7:0				FFFFFFFh
R13098 (332Ah)	WSEQ_Sequence_406	WSEQ_I	DATA_WIDT WSEQ_DEI	H405 [2:0]				START405		WSEC	_ADDR405	[12:0]	_	ATA405 [7:0				FFFFFFFh
R13100 (332Ch)	WSEQ_Sequence_407	WSEQ_I	DATA_WIDT					START406		WSEC	_ADDR406	[12:0]		ATA406 [7:0				FFFFFFFh
R13102 (332Eh)	WSEQ_Sequence_408	WSEQ_I	DATA_WIDT					START407		WSEC	_ADDR407	[12:0]	_	ATA407 [7:0				FFFFFFFh
R13104 (3330h)	WSEQ_Sequence_409	WSEQ_I	DATA_WIDT WSEQ_DEI	H408 [2:0]				START408		WSEC	_ADDR408	3 [12:0]		ATA408 [7:0				FFFFFFFh
R13106 (3332h)	WSEQ_Sequence_410	WSEQ_I	DATA_WIDT WSEQ_DEI	H409 [2:0]				START409		WSEC	_ADDR409	[12:0]	_	ATA409 [7:0				FFFFFFFh
R13108 (3334h)	WSEQ_Sequence_411	WSEQ_I	DATA_WIDT WSEQ_DEI	H410 [2:0]				START410		WSEC	_ADDR410	[12:0]		ATA410 [7:0				FFFFFFFh
R13110 (3336h)	WSEQ_Sequence_412	WSEQ_I	DATA_WIDT WSEQ_DEI	H411 [2:0]				START411		WSEC	_ADDR411	[12:0]	-	ATA411 [7:0				FFFFFFFh
R13112 (3338h)	WSEQ_Sequence_413	WSEQ_I	DATA_WIDT WSEQ_DEI	H412 [2:0]				START411		WSEC	_ADDR412	[12:0]						FFFFFFFh
R13114 (333Ah)	WSEQ_Sequence_414	WSEQ_I	DATA_WIDT	H413 [2:0]						WSEC	_ADDR413	3 [12:0]		ATA412 [7:0				FFFFFFFh
R13116 (333Ch)	WSEQ_Sequence_415	WSEQ_I	WSEQ_DEI	H414 [2:0]				START413		WSEC	_ADDR414	[12:0]		ATA414 [7:0				FFFFFFFh
R13118 (333Eh)	WSEQ_Sequence_416	WSEQ_I	WSEQ_DEI	H415 [2:0]				START414		WSEC	_ADDR415	[12:0]		ATA414 [7:0				FFFFFFFh
R13120	WSEQ_Sequence_417	WSEQ_I	WSEQ_DEI	H416 [2:0]				START415		WSEC	_ADDR416	[12:0]		ATA415 [7:0				FFFFFFFh
(3340h) R13122	WSEQ_Sequence_418	WSEQ_I	WSEQ_DEI	H417 [2:0]				START416		WSEC	_ADDR417	[12:0]		ATA416 [7:0				FFFFFFFh
(3342h) R13124	WSEQ_Sequence_419	WSEQ_I	WSEQ_DEI	H418 [2:0]				START417		WSEC	_ADDR418	3 [12:0]		ATA417 [7:0				FFFFFFFh
(3344h) R13126	WSEQ_Sequence_420	WSEQ_I	WSEQ_DEI DATA_WIDT	H419 [2:0]				START418		WSEC	_ADDR419	[12:0]		ATA418 [7:0				FFFFFFFh
(3346h)			WSEQ_DEI	AY419 [3:0		WS	EQ_DATA_	START419	[3:0]				WSEQ_D/	ATA419 [7:0				



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R13128 (3348h)	WSEQ_Sequence_421	WSEQ_I	DATA_WIDTI			WO	FO DATA	CTADT400	12.01	WSEC	_ADDR420	[12:0]	WCEO D	TA 400 [7:0]				FFFFFFFh
R13130	WSEQ_Sequence_422	WSEQ	WSEQ_DEL DATA WIDTI			WSI	EQ_DATA_	START420	[3:0]	WSEC	ADDR421	[12:0]	WSEQ_DF	ATA420 [7:0]				FFFFFFFh
(334Ah)			WSEQ_DEL			WSI	EQ_DATA_	START421	[3:0]				WSEQ_DA	ATA421 [7:0]				
R13132 (334Ch)	WSEQ_Sequence_423	WSEQ_I	DATA_WIDTI WSEQ DEL			WSI	EQ DATA	START422	[3:0]	WSEC	_ADDR422	[12:0]	WSEQ DA	TA422 [7:0]	1			FFFFFFFh
R13134	WSEQ_Sequence_424	WSEQ_I	DATA_WIDTI	H423 [2:0]					[]	WSEC	_ADDR423	[12:0]						FFFFFFFh
(334Eh) R13136	WSEQ Sequence 425	WSEO I	WSEQ_DEL DATA_WIDTI			WSI	EQ_DATA_	START423	[3:0]	WSEC	ADDR424	[12:0]	WSEQ_DA	TA423 [7:0]				FFFFFFF
(3350h)	WSLQ_Sequence_425	WOLQ_I	WSEQ_DEL			WSI	EQ_DATA_	START424	[3:0]	WOLG		[12.0]	WSEQ_DA	TA424 [7:0]]			
R13138 (3352h)	WSEQ_Sequence_426	WSEQ_I	DATA_WIDTH		. 1	14/01	EO DATA	OTA DT 405	10-01	WSEC	_ADDR425	[12:0]	W050 D	TA 405 (7:0)	1			FFFFFFFh
R13140	WSEQ_Sequence_427	WSEQ	WSEQ_DEL DATA WIDTI			WSI	EQ_DATA_	START425	[3:0]	WSEC	ADDR426	[12:0]	WSEQ_DA	ATA425 [7:0]				FFFFFFFh
(3354h)			WSEQ_DEL	AY426 [3:0]		WSI	EQ_DATA_	START426	[3:0]				WSEQ_DA	TA426 [7:0]				
R13142 (3356h)	WSEQ_Sequence_428	WSEQ_I	DATA_WIDTI WSEQ DEL			WSI	FO DATA	START427	[3:0]	WSEC	_ADDR427	[12:0]	WSFQ DA	TA427 [7:0]	1			FFFFFFFh
R13144	WSEQ_Sequence_429	WSEQ_I	DATA_WIDTI			****	LQ_D/II/C	01741111121	[0.0]	WSEC	_ADDR428	[12:0]	TTOEQ_DI	117 1127 [7.0]	ı			FFFFFFFh
(3358h)	MOEO 0 420	WOEG	WSEQ_DEL			WSI	EQ_DATA_	START428	[3:0]	WOEG	ADDD400	[40.0]	WSEQ_DA	ATA428 [7:0]				
R13146 (335Ah)	WSEQ_Sequence_430	WSEQ_I	DATA_WIDTI WSEQ_DEL			WSI	EQ_DATA_	START429	[3:0]	WSEC	_ADDR429	[12:0]	WSEQ_DA	TA429 [7:0]]			FFFFFFFh
R13148	WSEQ_Sequence_431	WSEQ_I	DATA_WIDTI							WSEC	_ADDR430	[12:0]						FFFFFFFh
(335Ch) R13150	WSEQ_Sequence_432	WSFO	WSEQ_DEL DATA WIDTI			WSI	EQ_DATA_	START430	[3:0]	WSEC	ADDR431	[12:0]	WSEQ_DA	ATA430 [7:0]				FFFFFFFh
(335Eh)	WOLW_OCQUENCE_402	WOLK_I	WSEQ_DEL			WSI	EQ_DATA_	START431	[3:0]	11023		[12.0]	WSEQ_DA	TA431 [7:0]]			
R13152 (3360h)	WSEQ_Sequence_433	WSEQ_I	DATA_WIDTI			MC	EO DATA	CTADTAGG	[2.0]	WSEC	_ADDR432	[12:0]	WCEO D	TA 422 [7.0]	1			FFFFFFFh
R13154	WSEQ_Sequence_434	WSEQ_I	WSEQ_DEL DATA_WIDTI			Wo	EQ_DATA_	START432	[3.0]	WSEC	_ADDR433	[12:0]	WSEQ_DF	ATA432 [7:0]	l			FFFFFFFh
(3362h)			WSEQ_DEL			WSI	EQ_DATA_	START433	[3:0]				WSEQ_DA	ATA433 [7:0]				
R13156 (3364h)	WSEQ_Sequence_435	WSEQ_I	DATA_WIDTI WSEQ DEL			WSI	FO DATA	START434	[3:0]	WSEC	_ADDR434	[12:0]	WSFQ DA	TA434 [7:0]	1			FFFFFFFh
R13158	WSEQ_Sequence_436	WSEQ_I	DATA_WIDTI		ļ	****	LQ_D/II/C	017111111111111111111111111111111111111	[0.0]	WSEC	_ADDR435	[12:0]	HOLQ_D/	117 (10)	ı			FFFFFFFh
(3366h)	MOEO 0 427	WCEO	WSEQ_DEL			WSI	EQ_DATA_	START435	[3:0]	WCEC	ADDD430	[40.0]	WSEQ_DA	ATA435 [7:0]				
R13160 (3368h)	WSEQ_Sequence_437	WSEQ_I	DATA_WIDTI WSEQ_DEL			WSI	EQ_DATA_	START436	[3:0]	WSEC	_ADDR436	[12.0]	WSEQ_DA	TA436 [7:0]]			FFFFFFFh
R13162	WSEQ_Sequence_438	WSEQ_I	DATA_WIDTI							WSEC	_ADDR437	[12:0]						FFFFFFFh
(336Ah) R13164	WSEQ_Sequence_439	WSEQ	WSEQ_DEL DATA WIDTI			WSI	EQ_DATA_	START437	[3:0]	WSEC	ADDR438	[12:0]	WSEQ_DA	ATA437 [7:0]				FFFFFFFh
(336Ch)	o_u_ooquooooo		WSEQ_DEL			WSI	EQ_DATA_	START438	[3:0]		_		WSEQ_DA	ATA438 [7:0]				
R13166 (336Eh)	WSEQ_Sequence_440	WSEQ_I	DATA_WIDTI WSEQ DEL		ı I	WCI	EO DATA	START439	[3:0]	WSEC	_ADDR439	[12:0]	WSEO DA	TA439 [7:0]	1			FFFFFFFh
R13168	WSEQ_Sequence_441	WSEQ_I	DATA_WIDTI			WO	LQ_DAIA_	01/4111400	[5.0]	WSEC	_ADDR440	[12:0]	WOLQ_DA	1174-00 [1.0]				FFFFFFFh
(3370h)	14050	WOEG	WSEQ_DEL			WSI	EQ_DATA_	START440	[3:0]	WOEG	ADDD44	[40.0]	WSEQ_DA	ATA440 [7:0]				
R13170 (3372h)	WSEQ_Sequence_442	WSEQ_I	DATA_WIDTI WSEQ DEL			WSI	EQ DATA	START441	[3:0]	WSEC	_ADDR441	[12:0]	WSEQ DA	TA441 [7:0]	1			FFFFFFFh
R13172	WSEQ_Sequence_443	WSEQ_I	DATA_WIDTI							WSEC	_ADDR442	[12:0]						FFFFFFFh
(3374h) R13174	WSEQ Sequence 444	WSFO	WSEQ_DEL DATA WIDTI			WSI	EQ_DATA_	START442	[3:0]	WSEC	ADDR443	[12:0]	WSEQ_DA	TA442 [7:0]				FFFFFFF
(3376h)	WOLW_OCQUENCE_444		WSEQ_DEL			WSI	EQ_DATA_	START443	[3:0]	1,020		[.2.0]	WSEQ_DA	TA443 [7:0]]			
R13176 (3378h)	WSEQ_Sequence_445	WSEQ_I	DATA_WIDTI			WC	EO DATA	CTADTAAA	10.01	WSEC	_ADDR444	[12:0]	WEED D	TA444 [7:0]	1			FFFFFFFh
R13178	WSEQ_Sequence_446	WSEQ_I	WSEQ_DEL DATA_WIDTI			Wol	EQ_DATA_	START444	[3.0]	WSEC	_ADDR445	[12:0]	WSEQ_DF	ATA444 [7:0]				FFFFFFFh
(337Ah)			WSEQ_DEL			WSI	EQ_DATA_	START445	[3:0]				WSEQ_DA	ATA445 [7:0]				
R13180 (337Ch)	WSEQ_Sequence_447	WSEQ_I	DATA_WIDTI WSEQ_DEL			WSI	EQ DATA	START446	[3:0]	WSEC	_ADDR446	[12:0]	WSEQ DA	TA446 [7:0]	1			FFFFFFFh
R13182	WSEQ_Sequence_448	WSEQ_I	DATA_WIDTI	H447 [2:0]					[]	WSEC	_ADDR447	[12:0]						FFFFFFFh
(337Eh) R13184	MISEO Seguence 440	WEED	WSEQ_DEL DATA_WIDTI			WSI	EQ_DATA_	START447	[3:0]	Wee	ADDR448	[42-0]	WSEQ_DA	TA447 [7:0]				FFFFFFF
(3380h)	WSEQ_Sequence_449	WOEQ_	WSEQ_DEL			WSI	EQ_DATA_	START448	[3:0]	WOEG	_ADDR440	[12.0]	WSEQ_DA	TA448 [7:0]]			FEFFEFFF
R13186	WSEQ_Sequence_450	WSEQ_I	DATA_WIDTI							WSEC	_ADDR449	[12:0]						FFFFFFFh
(3382h) R13188	WSEQ_Sequence_451	WSEQ	WSEQ_DEL DATA_WIDTI			WSI	EQ_DATA_	START449	[3:0]	WSEC	ADDR450	[12:0]	WSEQ_DA	ATA449 [7:0]				FFFFFFFh
(3384h)			WSEQ_DEL	_AY450 [3:0		WSI	EQ_DATA_	START450	[3:0]				WSEQ_DA	TA450 [7:0]]			
R13190 (3386h)	WSEQ_Sequence_452	WSEQ_I	DATA_WIDTI			WO		QTADTAF4	[3:0]	WSEC	_ADDR451	[12:0]	WSEO D	TA454 [7:0]	1			FFFFFFFh
R13192	WSEQ_Sequence_453	WSEQ_I	WSEQ_DEL DATA_WIDTI			VVSI	LW_DAIA_	START451	[J.U]	WSEC	_ADDR452	[12:0]	WOEQ_DA	ATA451 [7:0]	1			FFFFFFFh
(3388h)			WSEQ_DEL	AY452 [3:0]		WSI	EQ_DATA_	START452	[3:0]				WSEQ_DA	ATA452 [7:0]				
R13194 (338Ah)	WSEQ_Sequence_454	WSEQ_I	DATA_WIDTI WSEQ_DEL		1	WSI	EQ DATA	START453	[3:0]	WSEC	_ADDR453	[12:0]	WSEQ DA	TA453 [7:0]	1			FFFFFFFh
R13196	WSEQ_Sequence_455	WSEQ_I	DATA_WIDTI	H454 [2:0]						WSEC	_ADDR454	[12:0]						FFFFFFFh
(338Ch) R13198	WSEQ_Sequence_456	WSEO	WSEQ_DEL DATA_WIDTI			WSI	EQ_DATA_	START454	[3:0]	WSEC	_ADDR455	[12:0]	WSEQ_DA	ATA454 [7:0]				FFFFFFF
(338Eh)	WOLK_Sequence_450	WOEK_	WSEQ_DEL			WSI	EQ_DATA_	START455	[3:0]	WOEL		[14.0]	WSEQ_DA	TA455 [7:0]]			I I I I I TEFFII
				-						•								



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	2 ⁻ 5		1		18 2	17 1	16 0	Default
R13200	WSEQ_Sequence_457	WSEQ_	DATA_WIDT							WSEC	_ADDR456	[12:0]	•		•		•	•	FFFFFFFh
(3390h)	14/050 0	MOEO		LAY456 [3:0]		WSI	eq_data_	START456	[3:0]	MOEC	ADDDAG	7 [40.0]	WSEQ_	DATA456	[7:0]				
R13202 (3392h)	WSEQ_Sequence_458	WSEQ_	DATA_WIDT	H457 [2:0] LAY457 [3:0]		WS!	ΕΟ ΠΑΤΑ	START457	[3:0]	WSEC	_ADDR457	[12:0]	WSEO	DATA457	17:01				FFFFFFFh
R13204	WSEQ Sequence 459	WSEQ	DATA_WIDT			110	LQ_D/II/L	_01/4(140/	[0.0]	WSEC	_ADDR458	3 [12:0]	11024_	Draraoi	[1.0]				FFFFFFFh
(3394h)				LAY458 [3:0]		WSI	EQ_DATA_	START458	[3:0]				WSEQ_	DATA458	[7:0]				7
R13206	WSEQ_Sequence_460	WSEQ_	DATA_WIDT	H459 [2:0]						WSEC	_ADDR459	[12:0]							FFFFFFFh
(3396h)	14/050 0	MOEO		LAY459 [3:0]		WSI	eq_data_	START459	[3:0]	MOEC	ADDD46	140.01	WSEQ_	DATA459	[7:0]				FFFFFFF
R13208 (3398h)	WSEQ_Sequence_461	WSEQ_	DATA_WIDT	H460 [2:0] LAY460 [3:0]		WSI	ΕΟ ΠΑΤΑ	START460	[3·N]	WSEC	_ADDR460	J [12:0]	WSEO	DATA460	[7:0]				FFFFFFFh
R13210	WSEQ_Sequence_462	WSEQ	DATA WIDT			****	LQ_DAIA_	_01/4(1400	[0.0]	WSEC	_ADDR46	[12:0]	WOLK	DAIA	[1.0]				FFFFFFFh
(339Ah)		_		LAY461 [3:0]		WSI	EQ_DATA_	START461	[3:0]				WSEQ_	DATA461	[7:0]				7
R13212	WSEQ_Sequence_463	WSEQ_	DATA_WIDT							WSEC	_ADDR462	2 [12:0]							FFFFFFFh
(339Ch)	MOTO 0 404	MOEO		LAY462 [3:0]		WSI	eq_data_	START462	[3:0]	MOEC	ADDD46	140.01	WSEQ_	DATA462	[7:0]				FFFFFFF
R13214 (339Eh)	WSEQ_Sequence_464	WSEQ_	DATA_WIDT	H463 [2:0] LAY463 [3:0]		WSI	FO DATA	START463	[3:0]	WSEG	_ADDR463	S [12:0]	WSFO	DATA463	[7:0]				FFFFFFFh
R13216	WSEQ Sequence 465	WSEQ	DATA WIDT				_u_b//	_0 // # 11 100	[0.0]	WSEC	ADDR464	[12:0]			[,]				FFFFFFFh
(33A0h)			WSEQ_DE	LAY464 [3:0]		WSI	EQ_DATA_	START464	[3:0]				WSEQ_	DATA464	[7:0]				7
R13218	WSEQ_Sequence_466	WSEQ_	DATA_WIDT							WSEC	_ADDR46	[12:0]							FFFFFFFh
(33A2h)	MOTO 0 407	WCEO		LAY465 [3:0]		WSI	eq_data_	START465	[3:0]	Were	ADDD460	140.01	WSEQ_	DATA465	[7:0]				
R13220 (33A4h)	WSEQ_Sequence_467	WSEQ_	DATA_WIDT	LAY466 [3:0]		WSI	FO DATA	START466	[3-0]	WSEC	_ADDR466	[12.0]	WSFO	DATA466	[7:0]				FFFFFFFh
R13222	WSEQ_Sequence_468	WSEQ	DATA WIDT				_u_b//	_0 // # 11 100	[0.0]	WSEC	ADDR467	7 [12:0]			[,]				FFFFFFFh
(33A6h)			WSEQ_DE	LAY467 [3:0]		WSI	EQ_DATA_	START467	[3:0]				WSEQ_	DATA467	[7:0]				
R13224	WSEQ_Sequence_469	WSEQ_	DATA_WIDT							WSEC	_ADDR468	3 [12:0]							FFFFFFFh
(33A8h)	MOTO 0 470	WCEO		LAY468 [3:0]		WSI	EQ_DATA_	START468	[3:0]	Were	ADDD460	142.01	WSEQ_	DATA468	[7:0]				FFFFFFF
R13226 (33AAh)	WSEQ_Sequence_470	WSEQ_	DATA_WIDT	LAY469 [3:0]		WSI	FO DATA	START469	[3-0]	WSEC	_ADDR469	1 [12.0]	WSFO	DATA469	[7:0]				FFFFFFFh
R13228	WSEQ_Sequence_471	WSEQ	DATA WIDT			****		_0174111100	[0.0]	WSEC	ADDR470	[12:0]	11024_	D/ 11/ 1100	[1.0]				FFFFFFFh
(33ACh)				LAY470 [3:0]		WSI	EQ_DATA_	START470	[3:0]				WSEQ_	DATA470	[7:0]				7
R13230	WSEQ_Sequence_472	WSEQ_	DATA_WIDT							WSEC	_ADDR47	[12:0]							FFFFFFFh
(33AEh)	14/050 0	WOEO		LAY471 [3:0]		WSI	eq_data_	START471	[3:0]	MOEC	ADDD47	140.01	WSEQ_	DATA471	[7:0]				
R13232 (33B0h)	WSEQ_Sequence_473	WSEQ_	DATA_WIDT	H472 [2:0] LAY472 [3:0]		WSI	ΕΟ ΠΑΤΑ	START472	[3·N]	WSEC	_ADDR472	2 [12:0]	WSEO	DATA472	[7:0]				FFFFFFFh
R13234	WSEQ_Sequence_474	WSEQ	DATA_WIDT			****	LQ_DAIA_	_OTAIN1472	[0.0]	WSEC	ADDR473	3 [12:0]	WOLK_	DAIATIZ	. [1.0]				FFFFFFFh
(33B2h)				LAY473 [3:0]		WSI	EQ_DATA_	START473	[3:0]				WSEQ_	DATA473	[7:0]				7
R13236	WSEQ_Sequence_475	WSEQ_	DATA_WIDT							WSEC	_ADDR474	[12:0]							FFFFFFFh
(33B4h)	MOTO 0 470	WCEO	WSEQ_DE DATA_WIDT	LAY474 [3:0]		WSI	EQ_DATA_	START474	[3:0]	WCEC	ADDD47	[14.0.0]	WSEQ_	DATA474	[7:0]				
R13238 (33B6h)	WSEQ_Sequence_476	WOEQ		LAY475 [3:0]		WSI	FO DATA	START475	[3:0]	WOEG	_ADDR47) [12.U]	WSFO	DATA475	[7:0]				FFFFFFFh
R13240	WSEQ Sequence 477	WSEQ	DATA_WIDT			****	<u>- u_</u>		[0.0]	WSEC	ADDR476	[12:0]			[,]				FFFFFFFh
(33B8h)				LAY476 [3:0]		WSI	eq_data_	START476	[3:0]				WSEQ_	DATA476	[7:0]				
R13242	WSEQ_Sequence_478	WSEQ_	DATA_WIDT							WSEC	_ADDR47	[12:0]							FFFFFFFh
(33BAh)	WSEQ Sequence 479	WEED	DATA_WIDT	LAY477 [3:0]		WSI	EQ_DATA_	START477	[3:0]	Wee	_ADDR478	112-01	WSEQ_	DATA477	[7:0]				FFFFFFFh
R13244 (33BCh)	WSEQ_Sequence_479	WOEQ		LAY478 [3:0]		WSI	EQ DATA	START478	[3:0]	WSEG	_ADDR470	0 [12.0]	WSEQ	DATA478	[7:0]				
R13246	WSEQ_Sequence_480	WSEQ_	DATA_WIDT							WSEC	_ADDR479	[12:0]							FFFFFFFh
(33BEh)			WSEQ_DE	LAY479 [3:0]		WSI	eq_data_	START479	[3:0]				WSEQ_	DATA479	[7:0]				
R13248 (33C0h)	WSEQ_Sequence_481	WSEQ_	DATA_WIDT			14/01	-0 DATA	OT4 DT 400	ro o1	WSEC	_ADDR480	[12:0]	WOEG	DATA 400	77.01				FFFFFFFh
R13250	WSEQ_Sequence_482	WSEO	DATA_WIDT	LAY480 [3:0]		WSI	EQ_DATA_	START480	[3:0]	WSEC	_ADDR48	[12:0]	WSEQ_	DATA480	[7:0]				FFFFFFFh
(33C2h)	WOLQ_Sequence_402	WOLK		LAY481 [3:0]		WSI	EQ DATA	START481	[3:0]	WOLG		[12.0]	WSEQ	DATA481	[7:0]				⊣''''''
R13252	WSEQ_Sequence_483	WSEQ	DATA_WIDT					-		WSEC	_ADDR482	2 [12:0]							FFFFFFFh
(33C4h)				LAY482 [3:0]		WSI	eq_data_	START482	[3:0]				WSEQ_	DATA482	[7:0]				
R13254 (33C6h)	WSEQ_Sequence_484	WSEQ_	DATA_WIDT			14/01	-0 DATA	OT4 DT 100	ro o1	WSEC	_ADDR483	3 [12:0]	14050	DATA 100	77.01				FFFFFFFh
R13256	WSEQ Sequence 485	WSEO	DATA_WIDT	LAY483 [3:0]		WSI	EQ_DATA_	START483	[3:0]	WSEC	ADDR484	. [12·N]	WSEQ_	DATA483	[7:0]				FFFFFFFh
(33C8h)	WOLQ_Ocquence_+00	WOLK		LAY484 [3:0]		WSI	EQ DATA	START484	[3:0]	WOLG		r [12.0]	WSEQ	DATA484	[7:0]				⊣''''''
R13258	WSEQ_Sequence_486	WSEQ_	DATA_WIDT					-		WSEC	_ADDR48	[12:0]							FFFFFFFh
(33CAh)				LAY485 [3:0]		WSI	eq_data_	START485	[3:0]				WSEQ_	DATA485	[7:0]				
R13260 (33CCh)	WSEQ_Sequence_487	WSEQ_	DATA_WIDT			14/01	TO DATA	OTADT400	10.01	WSEC	_ADDR486	3 [12:0]	WOEO	DATA 400	[7.0]				FFFFFFFh
R13262	WSEQ Sequence 488	WSEO	DATA WIDT	LAY486 [3:0]		WSI	EW_DAIA_	START486	[3:0]	WSEC	ADDR487	7 [12:0]	WSEQ_	DATA486	[/:0]				FFFFFFFh
(33CEh)	TTOLK_Sequence_400	**************************************		LAY487 [3:0]		WSI	EQ DATA	START487	[3:0]	WOLG	ווייייייייייייייייייייייייייייייייייייי	[12.0]	WSEQ	DATA487	[7:0]				-
R13264	WSEQ_Sequence_489	WSEQ_	DATA_WIDT							WSEC	_ADDR488	3 [12:0]	<u>^_</u>						FFFFFFFh
(33D0h)				LAY488 [3:0]		WSI	EQ_DATA_	START488	[3:0]			-	WSEQ	DATA488	[7:0]	•	•		
R13266 (33D2h)	WSEQ_Sequence_490	WSEQ_	DATA_WIDT		, 1	14/01	- D. D. T.	OTABTICS	10.01	WSEC	_ADDR489	[12:0]	WOEC	DATA 100	[7.0]				FFFFFFFh
R13268	WSEQ Sequence 491	WSFO	DATA_WIDT	LAY489 [3:0]		WSI	EQ_DATA_	START489	[3:0]	WSEC	ADDR490	112:01	WSEQ_	DATA489	[/:0]				FFFFFFFh
(33D4h)		.,,,,,		LAY490 [3:0]		WSI	EQ_DATA	START490	[3:0]	1,026	551,1430	. [0]	WSEQ	DATA490	[7:0]				- ''''
R13270	WSEQ_Sequence_492	WSEQ_	DATA_WIDT							WSEC	_ADDR49	[12:0]							FFFFFFFh
(33D6h)			WSEQ_DE	LAY491 [3:0]		WSI	EQ_DATA_	START491	[3:0]				WSEQ	DATA491	[7:0]				



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R13272 (33D8h)	WSEQ_Sequence_493	_	OATA_WIDTI		l	WS	EQ DATA	START492	[3:0]	WSEC	ADDR492	[12:0]	WSEQ DA	ATA492 [7:0]	1		•	FFFFFFFh
R13274 (33DAh)	WSEQ_Sequence_494	WSEQ_D	DATA_WIDTI	H493 [2:0]		WS	EQ DATA	START493	[3:0]	WSEC	Q_ADDR493	3 [12:0]		ATA493 [7:0]				FFFFFFFh
R13276 (33DCh)	WSEQ_Sequence_495	WSEQ_D	DATA_WIDTI	H494 [2:0]				START494		WSEC	Q_ADDR494	[12:0]	_	ATA494 [7:0]				FFFFFFFh
R13278 (33DEh)	WSEQ_Sequence_496	WSEQ_E	DATA_WIDTI	H495 [2:0]				START495		WSEC	Q_ADDR495	5 [12:0]		ATA495 [7:0]				FFFFFFFh
R13280 (33E0h)	WSEQ_Sequence_497	WSEQ_D	DATA_WIDTI WSEQ_DEL	H496 [2:0]				START496		WSEC	Q_ADDR496	6 [12:0]	_	ATA496 [7:0]				FFFFFFFh
R13282 (33E2h)	WSEQ_Sequence_498	WSEQ_E	DATA_WIDTI	H497 [2:0]				START497		WSEC	Q_ADDR497	7 [12:0]		ATA497 [7:0]				FFFFFFFh
R13284 (33E4h)	WSEQ_Sequence_499	WSEQ_E	DATA_WIDTI	H498 [2:0]				START498		WSEC	Q_ADDR498	3 [12:0]		ATA498 [7:0]				FFFFFFFh
R13286 (33E6h)	WSEQ_Sequence_500	WSEQ_D	ATA_WIDTI	H499 [2:0]		1				WSEC	Q_ADDR499	9 [12:0]						FFFFFFFh
R13288 (33E8h)	WSEQ_Sequence_501	WSEQ_E	WSEQ_DEL	H500 [2:0]				START499		WSEC	Q_ADDR500	[12:0]		ATA499 [7:0]				FFFFFFFh
R13290	WSEQ_Sequence_502	WSEQ_E	wseq_del ata_widti	H501 [2:0]				START500		WSEC	Q_ADDR501	I [12:0]		ATA500 [7:0]				FFFFFFFh
(33EAh) R13292	WSEQ_Sequence_503		WSEQ_DEL DATA_WIDTI]	WS	EQ_DATA_	START501	[3:0]	WSEC	Q_ADDR502	2 [12:0]		ATA501 [7:0]				FFFFFFFh
(33ECh) R13294	WSEQ_Sequence_504		WSEQ_DEL DATA_WIDTI]	WS	EQ_DATA_	START502	[3:0]	WSEC	Q_ADDR503	3 [12:0]	WSEQ_DA	ATA502 [7:0]				FFFFFFFh
(33EEh) R13296	WSEQ Sequence 505		WSEQ_DEL DATA_WIDTI]	WS	EQ_DATA_	START503	[3:0]	WSEC	Q_ADDR504	I [12:0]	WSEQ_DA	ATA503 [7:0]				FFFFFFF
(33F0h) R13298	WSEQ_Sequence_506		WSEQ_DEL]	WS	EQ_DATA_	START504	[3:0]	WSEC	ADDR505	5 [12:0]	WSEQ_DA	ATA504 [7:0]]			FFFFFFF
(33F2h) R13300	WSEQ Sequence 507		WSEQ_DEL	AY505 [3:0]	WS	EQ_DATA_	START505	[3:0]		ADDR506		WSEQ_DA	ATA505 [7:0]				FFFFFFF
(33F4h) R13302			WSEQ_DEL DATA WIDTI	AY506 [3:0]	WS	EQ_DATA_	START506	[3:0]		ADDR507		WSEQ_DA	ATA506 [7:0]				FFFFFFF
(33F6h)	WSEQ_Sequence_508		WSEQ_DEI		•		EQ_DATA_	START507	[3:0]	WOLG	<u> </u>	[12.0]		ATA507 [7:0]				
R131076 (20004h)	OTP_HPDET_Cal_1				HP_OFFSE	ET_01 [7:0]							HP_OFFS	ET_10 [7:0] ET_00 [7:0]				00000000h
R131078 (20006h)	OTP_HPDET_Cal_2				SPARE IP_GRADIE	NT_1X [7:0							HP_GRADII	E1 [7:0] ENT_0X [7:0				00000000h
R262144 (40000h)	MIF1_I2C_CONFIG_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0 MIF1_S	0 CL_FREQ_	0 SEL [2:0]	00000000h
R262146 (40002h)	MIF1_I2C_CONFIG_2	0	0	0	0	0	0	0	0	0	0 MIF1_SLV_	0 ADDR [9:0	0	0	0	0	0 MIF1_ ADDR_ MODE	00000000h
R262148 (40004h)	MIF1_I2C_CONFIG_3	0	0	0	0	0	0 MIF1 H	0 S MASTER	0 R ID [2:0]	0	0	0	0	0 MIF1	0 MIF1	0 MIF1	0 MIF1	00000004h
							_	-						NACK	SCL_ MON_ENA	RPT_	START_ BYTE_ ENA	
R262152 (40008h)	MIF1_I2C_CONFIG_5	0	0	0	0	0	0	0	0 MIF1	0	0	0	0	0	0	0	0 MIF1	00000001h
(**************************************			Ů	V	0	0	v	· ·	WDT_ VALUE_ FRC_ENA	Ů	Ů	Ů					WDT_ENA	1
R262154 (4000Ah)	MIF1_I2C_CONFIG_6	0	0	0	0	0	0	0 MIF1	0 1_WDT_MA	0 X_COUNT	0 [15:0]	0	0	0	0	0	0	00000800h
R262272 (40080h)	MIF1_I2C_STATUS_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0 MIF1	0 MIF1	0 MIF1	00000000h
D262400	MIE4 CONFIC 4					,							0		WDT_ TIMEOUT_ STS	ARBIT_ LOST_ STS	NACK_ STS	00000000h
R262400 (40100h)	MIF1_CONFIG_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 MIF1_ START	00000000n
R262404 (40104h)	MIF1_CONFIG_3	0	0	0	0	0	0	0	0	0	0	0	0	0	0		ORD_SIZE 1:0]	00000000h
,		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	MIF1_ READ_ WRITE_ SEL	
R262406 (40106h)	MIF1_CONFIG_4	0	0	0	0	0	0	0	0 MIF1 TX LE	0 NGTH (15:	0	0		MIF1_T	X_LENGTH	H [20:16]	1	00000000h
R262416 (40110h)	MIF1_CONFIG_5	0	0	0	0	0	0	0	0	0	0	0		MIF1_F	RX_LENGTI	H [20:16]		00000000h
R262418 (40112h)	MIF1_CONFIG_6	0	0	0	0	0	0	0	/IF1_RX_LE	NGTH [15:	0	0	0	0	0	0	0	00000010h
R262420	MIF1_CONFIG_7	0	0	0	0	0	0	0	0	0	0	0	_TX_BLOC	- 0	0	0	0	00000010h
(40114h)		0	0	0	0	0	0	0	0			MIF1	_RX_BLOC	CK_LENGTH	H [7:0]			



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default	
R262422 (40116h)	MIF1_CONFIG_8	0	0	0	0	0	0	0	0	0	0	0	0 MIF1 RX	0	0	0	0 MIF1 TX	00000000h	
R262528	MIF1 STATUS 1	0	0	0	0	0	0	0	0	0	0	0	DONE 0	0	0	0	DONE 0	00000000h	
(40180h)	1_0 1/11 00_1	0	0	0	0	0	0	0	MIF1_ BUSY_ STS	0	0	0	MIF1_RX_ REQUEST	0	0	0	MIF1_TX_ REQUEST	0000000011	
R262530 (40182h)	MIF1_STATUS_2	0	0	0	0	0	0	0 N	0	0 0 0 MIF1_BYTE_COUNT [20:16] COUNT [15:0]								00000000h	
R262532 (40184h)	MIF1_STATUS_3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	MIF1_ DSP_ CLK_ FREQ	00000000h	
	MIF1_DSP_CLK_FREQ_STS [15:0]															LOW			
R262656 (40200h)	MIF1_TX_1	MIF1_TX_BYTE4 [7:0] MIF1_TX_BYTE2 [7:0]									MIF1_TX_BYTE3 [7:0] MIF1_TX_BYTE1 [7:0]								
R262658 (40202h)	MIF1_TX_2	MIF1_TX_BYTE8 [7:0]									MIF1_TX_BYTE7 [7:0]								
R262660	MIF1_TX_3	MIF1_TX_BYTE6 [7:0] MIF1_TX_BYTE12 [7:0]									MIF1_TX_BYTE5 [7:0] MIF1_TX_BYTE11 [7:0]								
(40204h) R262662	MIF1_TX_4	MIF1_TX_BYTE10 [7:0] MIF1_TX_BYTE16 [7:0]									MIF1_TX_BYTE9 [7:0] MIF1_TX_BYTE15 [7:0]								
(40206h) R262912	MIF1 RX 1		MIF1_TX_BYTE14 [7:0] MIF1_RX_BYTE4 [7:0]									MIF1_TX_BYTE13 [7:0] MIF1_RX_BYTE3 [7:0]							
(40300h)			MIF1_RX_BYTE2 [7:0] MIF1_RX_BYTE1 [7:0]														00000000h		
R262914 (40302h)	MIF1_RX_2	MIF1_RX_BYTE8 [7:0] MIF1_RX_BYTE6 [7:0]									MIF1_RX_BYTE7 [7:0] MIF1_RX_BYTE5 [7:0]								
R262916 (40304h)	MIF1_RX_3	MIF1_RX_BYTE12 [7:0] MIF1_RX_BYTE10 [7:0]									MIF1_RX_BYTE11 [7:0] MIF1_RX_BYTE9 [7:0]								
R262918 (40306h)	MIF1_RX_4	MIF1_RX_BYTE16 [7:0] MIF1_RX_BYTE14 [7:0]									MIF1_RX_BYTE15 [7:0] MIF1_RX_BYTE15 [7:0]								
R263168 (40400h)	MIF2_I2C_CONFIG_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0 MIF2 S	0 CL FREQ	0 SEL [2:0]	00000000h	
R263170 (40402h)	MIF2_I2C_CONFIG_2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h	
(1010211)										MIF2_SLV_ADDR [9:0] MIF2_ADDR MODE									
R263172 (40404h)	MIF2_I2C_CONFIG_3	0	0	0	0	0	0 MIF2 H	0 S MASTER	0 R ID [2:0]	0	0	0	0	0 MIF2	0 MIF2_	0 MIF2	0 MIF2	00000004h	
							_	_	,					NACK RESPONS E	SCL_ SMON_ENA	RPT_ START	START_ BYTE_ ENA		
R263176 (40408h)	MIF2_I2C_CONFIG_5	0	0	0	0	0	0	0	0 MIF2_	0	0	0	0	0	0	0	0 MIF2_	00000001h	
									WDT_ VALUE_ FRC_ENA								WDT_ENA		
R263178 (4040Ah)	MIF2_I2C_CONFIG_6	0	0	0	0	0	0	0 MIE	0 2 WDT MA	0 X COLINT	0	0	0	0	0	0	0	00000800h	
R263296	MIF2_I2C_STATUS_1	0	0	0	0	0	0	0	0	- 0	0	0	0	0	0	0	0	00000000h	
(40480h)		0	0	0	0	0	0	0	0	0	0	0	0	0	MIF2_ WDT_ TIMEOUT_ STS	MIF2_ ARBIT_ LOST_ STS	MIF2_ NACK_ STS		
R263424 (40500h)	MIF2_CONFIG_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 MIF2	00000000h	
R263428	MIF2 CONFIG 3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	MIF2_W	START ORD_SIZE	00000000h	
(40504h)		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	MIF2_ READ_ WRITE_ SEL		
R263430	MIF2_CONFIG_4	0	0	0	0	0	0	0	0	0	0	0		MIF2_T	I TX_LENGTH	H [20:16]	JLL	00000000h	
(40506h) R263440	MIF2_CONFIG_5	MIF2_TX_LENGTH [15:0] 0 0 0 0 0 0 0 0 0 0 MIF2_RX_LENGTH [20:16] (00000000h			
(40510h) R263442	MIF2 CONFIG 6	MIF2_RX_LENGTH [15:0] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0											0	00000010h					
(40512h) R263444	MIF2 CONFIG 7	0	0	0	0	0	0	0	0	0	0		TX_BLOC			0	0	00000010h	
(40514h)		0	0	0	0	0	0	0	0			MIF2	RX_BLOC	K_LENGTH	H [7:0]				
R263446 (40516h)	MIF2_CONFIG_8	0	0	0	0	0	0	0	0	0	0	0	0 MIF2_RX_ DONE	0	0	0	0 MIF2_TX_ DONE	00000000h	
R263552 (40580h)	MIF2_STATUS_1	0	0	0	0	0	0	0	0 MIF2_ BUSY_	0	0	0	0 MIF2_RX_ REQUEST	0	0	0	0 MIF2_TX_ REQUEST	00000000h	
R263554	MIF2_STATUS_2	0	0	0	0	0	0	0	STS 0	0	0	0	, VEQUEO I		YTE_COUN	NT [20:16]	I VEROLOT	00000000h	
(40582h)	_							N	IF2_BYTE_	COUNT [1	5:0]	•					_		



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R263556 (40584h)	MIF2_STATUS_3	0	0	0	0	0	0	0 MIE2	0 DSP CLK	0	0	0	0	0	0	0	MIF2_ DSP_ CLK_ FREQ_ LOW	00000000h
R263680 (40600h)	MIF2_TX_1				MIF2_TX_E			IVIII Z	_DOF_CEN_	i NEQ_510	, [10.0]		MIF2_TX_I					00000000h
R263682 (40602h)	MIF2_TX_2				MIF2_TX_E	3YTE8 [7:0]							MIF2_TX_I	BYTE7 [7:0]				00000000h
R263684 (40604h)	MIF2_TX_3				MIF2_TX_B MIF2_TX_B								MIF2_TX_E	•	•			00000000h
R263686 (40606h)	MIF2_TX_4				MIF2_TX_B MIF2_TX_B	YTE14 [7:0							MIF2_TX_E MIF2_TX_E	3YTE13 [7:0]			00000000h
R263936 (40700h)	MIF2_RX_1				MIF2_RX_I	BYTE2 [7:0]							MIF2_RX_	BYTE1 [7:0]				00000000h
R263938 (40702h)	MIF2_RX_2				MIF2_RX_I								MIF2_RX_					00000000h
R263940 (40704h)	MIF2_RX_3				MIF2_RX_B MIF2_RX_B	YTE10 [7:0]						MIF2_RX_E MIF2_RX_	BYTE9 [7:0]				00000000h
R263942 (40706h)	MIF2_RX_4				MIF2_RX_B MIF2_RX_B								MIF2_RX_E MIF2_RX_E		•			00000000h
R264192 (40800h)	MIF3_I2C_CONFIG_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 CL FREQ	0	00000000h
R264194	MIF3_I2C_CONFIG_2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	OL_FREQ_	SEL [2:0]	00000000h
(40802h)		0	0	0	0	0					MIF3_SLV	ADDR [9:0]				MIF3_ ADDR_ MODE	
R264196 (40804h)	MIF3_I2C_CONFIG_3	0	0	0	0	0	0 MIF3_H	0 S_MASTER	0 R_ID [2:0]	0	0	0	0	0 MIF3_ NACK_ RESPONS E	0 MIF3_ SCL_ MON_ENA	0 MIF3_ RPT_ START	0 MIF3 START_ BYTE_ ENA	00000004h
R264200 (40808h)	MIF3_I2C_CONFIG_5	0	0	0	0	0	0	0	MIF3_ WDT_ VALUE_ FRC_ENA	0	0	0	0	0	0	0	0 MIF3_ WDT_ENA	00000001h
R264202 (4080Ah)	MIF3_I2C_CONFIG_6	0	0	0	0	0	0	0 MIF:	0 3 WDT MA	0 X COUNTI	0	0	0	0	0	0	0	00000800h
R264320 (40880h)	MIF3_I2C_STATUS_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(4000011)		0	0	0	0	0	0	0	0	0	0	0	0	0	MIF3_ WDT_ TIMEOUT_ STS	MIF3_ ARBIT_ LOST_ STS	MIF3_ NACK_ STS	
R264448 (40900h)	MIF3_CONFIG_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 MIF3 START	00000000h
R264452 (40904h)	MIF3_CONFIG_3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	_ [1	ORD_SIZE 1:0]	00000000h
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	MIF3_ READ_ WRITE_ SEL	
R264454 (40906h)	MIF3_CONFIG_4	0	0	0	0	0	0	0 1	0 MIF3_TX_LE	0 ENGTH [15:	0	0		MIF3_T	X_LENGTH	1 [20:16]		00000000h
R264464 (40910h)	MIF3_CONFIG_5	0	0	0	0	0	0	0	0 MIF3_RX_LE	0 ENGTH [15:	0 0]	0			X_LENGTH			00000000h
R264466 (40912h)	MIF3_CONFIG_6	0	0	0	0	0	0	0	0	0	0	0 MIF3	0 3 TX BLOC	0 K LENGTH	0 1 [7:0]	0	0	00000010h
R264468 (40914h)	MIF3_CONFIG_7	0	0	0	0	0	0	0	0	0	0	0	0 RX BLOC	0	0	0	0	00000010h
R264470 (40916h)	MIF3_CONFIG_8	0	0	0	0	0	0	0	0	0	0	0	0 MIF3_RX_ DONE	0	0 0	0	0 MIF3_TX_ DONE	00000000h
R264576 (40980h)	MIF3_STATUS_1	0	0	0	0	0	0	0	0 MIF3_	0	0	0	0 MIF3_RX REQUEST	0	0	0	0 MIF3 TX	00000000h
R264578	MIF3_STATUS_2	0	0	0	0	0	0	0	BUSY_ STS	0	0	0	REQUEST	MIF3_B	YTE_COUN	T [20:16]	REQŪEST	00000000h
(40982h) R264580 (40984h)	MIF3_STATUS_3	0	0	0	0	0	0	0	IIF3_BYTE_	COUNT [15	0	0	0	0	0	0	MIF3_ DSP_ CLK_ FREQ	00000000h
	huse TV		<u> </u>		Luca Si	N/TE :		MIF3	DSP_CLK_	FREQ_STS	S [15:0]	<u> </u>	AUE -) (TE2 -			LOW	
R264704 (40A00h)	MIF3_TX_1				MIF3_TX_E								MIF3_TX_I					00000000h
R264706 (40A02h)	MIF3_TX_2				MIF3_TX_E MIF3_TX_E								MIF3_TX_I					00000000h



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R264708 (40A04h)	MIF3_TX_3					3YTE12 [7:0 3YTE10 [7:0	•							BYTE11 [7:0 BYTE9 [7:0]	•			00000000h
R264710 (40A06h)	MIF3_TX_4				MIF3_TX_E	3YTE16 [7:0 3YTE14 [7:0]						MIF3_TX_E	3YTE15 [7:0 3YTE13 [7:0)]			00000000h
R264960 (40B00h)	MIF3_RX_1					BYTE4 [7:0] BYTE2 [7:0]								BYTE3 [7:0] BYTE1 [7:0]				00000000h
R264962	MIF3_RX_2					BYTE8 [7:0]								BYTE7 [7:0]				00000000h
(40B02h) R264964	MIF3 RX 3					BYTE6 [7:0] BYTE12 [7:0								BYTE5 [7:0 BYTE11 [7:0				00000000h
(40B04h)	o_rox_o					3YTE10 [7:0								BYTE9 [7:0	•			-
R264966 (40B06h)	MIF3_RX_4					BYTE16 [7:0 BYTE14 [7:0								BYTE15 [7:0 BYTE13 [7:0	•			00000000h
R270338	SLIMbus_RX_Start_	0	0	0	0	0	0	0	0					RT_ADDR [2	•			00000000h
(42002h)	Addr9								MRX9_STAI									
R270340 (42004h)	SLIMbus_RX_Ports9	0	0	0	0	0	0	0	0	0	0	0	0 SL	0 IMRX9 PO	0 RT ADDRI	[5:0]	0	00000010h
R270342	SLIMbus_RX_Port_	0	0	0	0	0	0	0	0					ADDR [23:16				00000000h
(42006h) R270344	Status9	0	0	0	0	0	0	0	SLIMRX9_/	ADDR [15:0]	CLIM	DV10 CTAI	RT ADDR [22-161			00000000h
(42008h)	SLIMbus_RX_Start_ Addr10	- 0	U	U	U	U	U		IRX10_STA	RT_ADDR	[15:0]	SLIN	KX IU_S IAI	אטטא ן	23.10]			000000001
R270346	SLIMbus_RX_Ports10	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000011h
(4200Ah) R270348	SLIMbus RX Port	0	0	0	0	0	0	0	0	0	0			MRX10_PC ADDR [23:1		[5:0]		00000000h
(4200Ch)	Status10			ı v	ı v	·	ı		SLIMRX10_	ADDR [15:	0]			15511 [20.1	~]			-
R270350 (4200Eh)	SLIMbus_RX_Start_ Addr11	0	0	0	0	0	0	0	0 4DV44_CTA	DT ADDD	[45.0]	SLIM	RX11_STAI	RT_ADDR [23:16]			00000000h
R270352	SLIMbus RX Ports11	0	0	0	0	0	0	0	MRX11_STA 0	0	0	0	0	0	0	0	0	00000012h
(42010h)		0	0	0	0	0	0	0	0	0	0			MRX11_PO		[5:0]	ı	
R270354 (42012h)	SLIMbus_RX_Port_ Status11	0	0	0	0	0	0	0	0 SLIMRX11	ADDR [15:0	าเ		SLIMRX11_/	ADDR [23:1	6]			00000000h
R270356	SLIMbus_TX_Start_	0	0	0	0	0	0	0	0	/ DBIT [10.	~1	SLIN	ITX9_STAF	RT_ADDR [2	23:16]			00000000h
(42014h)	Addr9	_	0			1 ^		SLII 0	MTX9_STAF	RT_ADDR [15:0] 0		0	0	_	1 ^	1 ^	000000401
R270358 (42016h)	SLIMbus_TX_Ports9	0	0	0	0	0	0	0	0	0	0	0	·	IMTX9 POI	0 RT ADDR I	[5:0]	0	00000018h
R270360	SLIMbus_TX_Port_	0	0	0	0	0	0	0	0				SLIMTX9_A	DDR [23:16	6]			00000000h
(42018h) R270362	Status9 SLIMbus TX Start	0	0	0	0	0	0	0	SLIMTX9_/	ADDR [15:0]	SLIM	TX10 STAF	RT ADDR (23:161			00000000h
(4201Ah)	Addr10								/ITX10_STA	RT_ADDR	[15:0]	OLIN	17/10_01/1	ויום שורן	20.10]			0000000011
R270364 (4201Ch)	SLIMbus_TX_Ports10	0	0	0	0	0	0	0	0	0	0	0	0	0 MTV40 DO	0	0	0	00000019h
R270366	SLIMbus TX Port	0	0	0	0	0	0	0	0	U	0			MTX10_PO ADDR [23:1		[0.0]		00000000h
(4201Eh)	Status10		1	I .	I .		I .		SLIMTX10_	ADDR [15:0)]							
R270368 (42020h)	SLIMbus_TX_Start_ Addr11	0	0	0	0	0	0	0 SLIN	0 MTX11 STA	RT ADDR	[15:0]	SLIM	TX11_STAF	RT_ADDR [23:16]			00000000h
R270370	SLIMbus_TX_Ports11	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000001Ah
(42022h) R270372	CLIMbus TV Dort	0	0	0	0	0	0	0	0	0	0			MTX11_PO ADDR [23:1		[5:0]		00000000h
(42024h)	SLIMbus_TX_Port_ Status11	- 0	U	U	U	U	U		SLIMTX11_	ADDR [15:0)]	-	DLIIVITATI_	אטטא נצט. ו	oj			000000001
	EVENTLOG1_ CONTROL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(4600011)	CONTROL	0	0	0	0	0	0	0	EVENTLO G1_FLL_	0	0	0	0	0	0	G1_RST	G1_ENA	1
									AO_ CLKENA									
R294916 (48004h)	EVENTLOG1_TIMER_ SEL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 EVEN	0 TLOG1	00000000h
,				_												TIMER_	SEL [1:0]	
	EVENTLOG1_FIFO_ CONTROL1	0	0	0	0	0	0	0	0	0	0	0	0	0 EVEN	0 NTLOG1 FI	0 IFO WMAR	0 RK [3:0]	00000001h
R294926	EVENTLOG1 FIFO	0	0	0	0	0	0	0	0	0	0	0	0	0				00000000h
(4800Eh)	POINTER1														G1_FULL	WMARK_	G1_NOT_ EMPTY	1
		0	0	0	0	EVE	NTLOG1 F	IFO_WPTF	R [3:0]	0	0	0	0	EVE	NTLOG1 F	STS FIFO_RPTR	R [3:0]	1
R294944	EVENTLOG1_CH_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(40UZUN)	ENABLE1	EVENTLO G1_CH16	EVENTLO G1_CH15_	EVENTLO G1_CH14_	EVENTLO G1_CH13_	EVENTLO G1_CH12_	EVENTLO G1_CH11_	EVENTLO G1_CH10_	G1_CH9_	G1_CH8_	G1_CH7_	G1_CH6_	EVENTLO G1_CH5_	G1_CH4_	G1_CH3_	G1_CH2_	G1_CH1_	
R294976	EVENTLOG1 CH1	ENA 0	ENA 0	ENA 0	ENA 0	ENA 0	ENA 0	ENA 0	ENA 0	ĒNA O	ENA 0	ENA 0	ENA 0	ENA 0	ĒNA O	ENA 0	ENA 0	00000000h
(48040h)		EVENTI C	EVENTIO	0	0	0	0	Ť			_	ENTLOG1_						3000000011
			G1_CH1_ POL															
R294978 (48042h)	EVENTLOG1_CH2_ DEFINE	0 EVENTI C	0 EVENTLO	0	0	0	0	0	0	0	0 FV	0 ENTLOG1	O CH2 SEL I	0	0	0	0	00000000h
(.55 (211)		G1_CH2_ DB	G1_CH2_ POL								EV	LIVILOGI_	0114_3EL	[0.0]				
		טט	, OL	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>										1



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R294980 (48044h)	EVENTLOG1_CH3_ DEFINE	0 EVENTLO	0 EVENTLO	0	0	0	0	0	0	0	0 EV	0 ENTLOG1	0 CH3 SEL I	9:01	0	0	0	00000000h
		G1_CH3_ DB	G1_CH3_ POL											,				
R294982 (48046h)	EVENTLOG1_CH4_ DEFINE	0 EVENTLO	0 EVENTLO	0	0	0	0	0	0	0	0 EV	0 ENTLOG1	O CHA SELI	0	0	0	0	00000000h
,		G1_CH4_ DB	G1_CH4_ POL	Ü		Ü					LV	LIVILOO1_	OTH_OLL	0.0]				
R294984 (48048h)	EVENTLOG1_CH5_ DEFINE	0 EVENTLO	0 EVENTLO	0	0	0	0	0	0	0	0	0 ENTLOG1	0	0	0	0	0	00000000h
(1001011)		G1_CH5_ DB	G1_CH5_ POL	U	0	U					LV	LIVILOGI_	O113_3LL [9.0]				
R294986 (4804Ah)	EVENTLOG1_CH6_ DEFINE	0 EVENTI O	0 EVENTLO	0	0	0	0	0	0	0	0	0 'ENTLOG1	0	0	0	0	0	00000000h
(100 17 11)	DET IIVE	EVENTLO G1_CH6_ DB	G1_CH6_ POL	U	U	U	U				EV	ENILOGI_	CU0_SEL	9.0]				
	EVENTLOG1_CH7_ DEFINE	0 EVENTLO	0 EVENTLO	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(4004011)	DEI IIVE	G1_CH7_ DB	G1_CH7_ POL	U	U	U	U				EV	ENTLOG1_	CU1_SEL	9.0]				
	EVENTLOG1_CH8_ DEFINE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(4604LII)	DEI INC	EVENTLO G1_CH8_ DB	EVENTLO G1_CH8_ POL	0	0	0	0				EV	'ENTLOG1_	CH8_SEL [9:0]				
R294992	EVENTLOG1_CH9_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48050h)	DEFINE	EVENTLO G1_CH9_ DB	EVENTLO G1_CH9_ POL	0	0	0	0				EV	'ENTLOG1_	CH9_SEL [9:0]				
	EVENTLOG1_CH10_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48052h)	DEFINE	EVENTLO G1_CH10_ DB	EVENTLO G1_CH10_ POL	0	0	0	0				EVE	ENTLOG1_0	CH10_SEL	[9:0]				
R294996	EVENTLOG1_CH11_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48054h)	DEFINE	G1 CH11	EVENTLO G1_CH11_	0	0	0	0				EV	ENTLOG1_0	CH11_SEL	[9:0]				
	EVENTLOG1_CH12_	DB 0	POL 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48056h)	DEFINE	G1 CH12	EVENTLO G1_CH12_	0	0	0	0				EVE	ENTLOG1_0	CH12_SEL	[9:0]				
R295000	EVENTLOG1 CH13	DB 0	POL 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48058h)	DEFINE = =	G1 CH13	EVENTLO G1_CH13_	0	0	0	0			•	EVE	ENTLOG1_0	CH13_SEL	[9:0]	1		•	
R295002	EVENTLOG1 CH14	DB 0	POL 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
	DEFINE		EVENTLO G1_CH14_	0	0	0	0				EVE	ENTLOG1_0	CH14_SEL	[9:0]		ı	ı	
R295004	EVENTLOG1 CH15	DB 0	POL 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
	DEFINE		EVENTLO G1_CH15_	0	0	0	0		ı	1	EVE	ENTLOG1_0	CH15_SEL	[9:0]	ı	ı	ı	
R295006	EVENTLOG1 CH16	DB 0	POL 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
	DEFINE		EVENTLO G1_CH16_	0	0	0	0			1		ENTLOG1_0	CH16_SEL					
R295040	EVENTLOG1 FIFO0	DB 0	POL 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48080h)		0	0	0	EVENTLO G1		0		Ŭ			ENTLOG1_			v		Ŭ	0000000011
					FIFO0_ POL													
R295042 (48082h)	EVENTLOG1_FIFO0_ TIME				•		•			IFO0_TIME								00000000h
, ,	EVENTLOG1_FIFO1_ READ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48084n)	READ	0	0	0	EVENTLO G1_	0	0				EV	'ENTLOG1_	FIFO1_ID [9:0]				
D005040	EVENTI OOA EIFOA				FIFO1_ POL			EV/EA	TI 004 F	IFO4 TIME	104-401							00000000
	EVENTLOG1_FIFO1_ TIME									IFO1_TIME IFO1_TIME								00000000h
R295048 (48088h)	EVENTLOG1_FIFO2_ READ	0	0	0	0 EVENTLO	0	0	0	0	0	0 EV	0 /ENTLOG1	0 FIFO2 ID I	0 9·01	0	0	0	00000000h
, ,				Ü	G1_ FIFO2	Ů					_,		02_10 [0.0]				
R295050	EVENTLOG1 FIFO2				POL			EVEN	ITLOG1_F	IFO2_TIME	[31:16]							00000000h
	EVENTLOG1_FIFO2_ TIME EVENTLOG1_FIFO3		0 1	0	0	0	0	EVEI 0	NTLOG1_F	IFO2_TIME	[15:0]	0	0	0	Ι Λ	1 0	0	00000000h
(4808Ch)		0	0	0	EVENTLO	0	0	0	l ^U	I 0		ENTLOG1_	-	_	0	0	l o	000000001
					G1_ FIFO3_ POL													
	EVENTLOG1_FIFO3_ TIME		<u>. </u>				<u> </u>			IFO3_TIME								00000000h
(4808Eh)	I IIVIE							EVE	VILOG1_F	IFO3_TIME	[15:0]							



Register		31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1		16 0	Default
R295056 (48090h)	EVENTLOG1_FIFO4_ READ	0	0	0	0 EVENTLO	0	0	0	0	0	0 EV	0 ENTLOG1	0 FIEO4 ID I	0	0	0		0	00000000h
(1000011)		· ·	o o		G1_ FIFO4_ POL	v	· ·					LIVIEGOI_	ן עו_+ס וו ו	.0.0]					
R295058 (48092h)	EVENTLOG1_FIFO4_ TIME									FO4_TIME IFO4_TIME									00000000h
R295060	EVENTLOG1_FIFO5_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	00000000h
(48094h)	READ	0	0	0	EVENTLO G1_ FIFO5_ POL	0	0				EV	ENTLOG1_	FIFO5_ID [[9:0]					
R295062 (48096h)	EVENTLOG1_FIFO5_ TIME									FO5_TIME IFO5_TIME									00000000h
R295064	EVENTLOG1_FIFO6_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	00000000h
,	READ	0	0	0	EVENTLO G1_ FIFO6_ POL	0	0					ENTLOG1_	FIFO6_ID [[9:0]					
	EVENTLOG1_FIFO6_ TIME									FO6_TIME IFO6_TIME									00000000h
R295068	EVENTLOG1_FIFO7_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	00000000h
(4809Ch)		0	0	0	EVENTLO G1_ FIFO7_ POL	0	0				EV	ENTLOG1_	FIFO7_ID [[9:0]					
R295070 (4809Eh)	EVENTLOG1_FIFO7_ TIME									FO7_TIME IFO7_TIME									00000000h
R295072	EVENTLOG1 FIFO8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	00000000h
(480A0h)	READ	0	0	0	EVENTLO G1_ FIFO8_ POL	0	0				EV	ENTLOG1_	FIFO8_ID [9:0]					
	EVENTLOG1_FIFO8_ TIME						•			FO8_TIME IFO8_TIME									00000000h
R295076	EVENTLOG1 FIFO9	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	00000000h
(480A4h)	READ	0	0	0	EVENTLO G1_ FIFO9_ POL	0	0				EV	ENTLOG1_	FIFO9_ID [9:0]			•		
	EVENTLOG1_FIFO9_ TIME									FO9_TIME									00000000h
R295080	EVENTLOG1_FIFO10_	0	0	0	0	0	0	0	0	IFO9_TIME 0	0	0	0	0	0	0		0	00000000h
(480A8h)	READ	0	0	0	EVENTLO G1_ FIFO10_ POL	0	0				EV	NTLOG1_I	FIFO10_ID	[9:0]					
	EVENTLOG1_FIFO10_ TIME									FO10_TIME FO10_TIME									00000000h
R295084	EVENTLOG1 FIFO11	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	00000000h
(480ACh)	READ	0	0	0	EVENTLO G1_ FIFO11_ POL	0	0				EVI	ENTLOG1_I	FIFO11_ID	[9:0]					
R295086 (480AEh)	EVENTLOG1_FIFO11_								_	FO11_TIME									00000000h
R295088	EVENTLOG1_FIFO12_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	00000000h
(480B0h)	READ	0	0	0	EVENTLO G1_ FIFO12_ POL	0	0				EVI	ENTLOG1_I	FIFO12_ID	[9:0]					
	EVENTLOG1_FIFO12_ TIME									FO12_TIME									00000000h
R295092	EVENTLOG1 FIFO13	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	00000000h
(480B4h)	READ	0	0	0	EVENTLO G1_ FIFO13_ POL	0	0				EV	ENTLOG1_I	FIFO13_ID	[9:0]					
R295094 (480B6h)	EVENTLOG1_FIFO13_ TIME									FO13_TIME									00000000h
R295096	EVENTLOG1 FIFO14	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	00000000h
(480B8h)	READ	0	0	0	EVENTLO G1_ FIFO14_ POL	0	0				EVI	NTLOG1_I	FIFO14_ID	[9:0]					
R295098 (480BAh)	EVENTLOG1_FIFO14_ TIME									FO14_TIME									00000000h
R295100	EVENTLOG1 FIFO15	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	00000000h
(480BCh)	READ — —	0	0	0	EVENTLO G1_ FIFO15_ POL	0	0				EVI	NTLOG1_I	FIFO15_ID	[9:0]	-		•		
R295102 (480BEh)	EVENTLOG1_FIFO15_		•	•			•			FO15_TIME									00000000h
(TOUBLII)	I IIVIL	L						EVEN	NILUG1_F	FO15_TIME	[15:0]								



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R295428 (48204h)R2	EVENTLOG2_TIMER_ SEL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 EVENT	0 LOG2	00000000h
95424 (48200h)				_												TIMER_		
R295436 (4820Ch)	EVENTLOG2_FIFO_ CONTROL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 FO WMARI	0	00000001h
R295438	EVENTLOG2 FIFO	0	0	0	0	0	0	0	0	0	0	0	0	0		EVENTLO		00000000h
(4820Eh)	POINTER1														G2_FULL	WMARK_ STS	EMPTY	
R295456	EVENTLOG2 CH	0	0	0	0	EVE 0	NTLOG2_F	IFO_WPTR	[3:0]	0	0	0	0	EVE 0	NTLOG2_F 0	IFO_RPTR 0	[3:0]	00000000h
	ENABLE1		EVENTLO G2_CH15_				EVENTLO			-	EVENTLO G2 CH7	EVENTLO G2 CH6				EVENTLO		
R295488	EVENTLOG2 CH1	ENA 0	ENA 0	ENA 0	ENA 0	ENA 0	ENA 0	ENA 0	ENA 0	ENA 0	ENA 0	ENA 0	ENA 0	ENA 0	ENA 0	ENA 0	ENA 0	00000000h
(48240h)			EVENTLO G2 CH1	0	0	0	0					ENTLOG2_						0000000011
R295490	EVENTLOG2 CH2	DB 0	POL 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
	DEFINE		EVENTLO	0	0	0	0		<u> </u>		EV	ENTLOG2_			-			0000000011
R295492	EVENTLOG2 CH3	DB 0	POL 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
	DEFINE		EVENTLO	0	0	0	0				EV	ENTLOG2_						0000000011
R295494	EVENTLOG2 CH4	DB 0	POL 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
	DEFINE	G2 CH4	EVENTLO G2 CH4	0	0	0	0				EV	ENTLOG2_			-			
R295496	EVENTLOG2 CH5	DB 0	POL 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
	DEFINE	G2 CH5	EVENTLO G2 CH5	0	0	0	0		I	ı	EV	ENTLOG2_	CH5_SEL	[9:0]		I		
R295498	EVENTLOG2 CH6	DB 0	POL 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
	DEFINE	G2 CH6	EVENTLO G2_CH6_	0	0	0	0		ı		EV	ENTLOG2_	CH6_SEL	[9:0]		ı		
R295500	EVENTLOG2 CH7	DB 0	POL 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(4824Ch)	DEFINE	G2 CH7	EVENTLO G2_CH7_	0	0	0	0		•		EV	ENTLOG2_	CH7_SEL	[9:0]		•		
	EVENTLOG2_CH8_	DB 0	POL 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(4824Eh)	DEFINE	G2_CH8_	EVENTLO G2_CH8_	0	0	0	0				EV	ENTLOG2_	CH8_SEL	[9:0]				
	EVENTLOG2_CH9_	DB 0	POL 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48250h)	DEFINE	EVENTLO G2_CH9_ DB	EVENTLO G2_CH9_ POL	0	0	0	0				EV	ENTLOG2_	CH9_SEL	[9:0]				
	EVENTLOG2_CH10_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48252h)	DEFINE		EVENTLO G2_CH10_ POL	0	0	0	0				EVE	ENTLOG2_	CH10_SEL	[9:0]				
R295508	EVENTLOG2_CH11_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48254h)	DEFINE	G2_CH11_ DB	EVENTLO G2_CH11_ POL	0	0	0	0				EVE	NTLOG2_	CH11_SEL	[9:0]				
R295510 (48256h)	EVENTLOG2_CH12_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(4023011)	DELLINE	G2_CH12_ DB	EVENTLO G2_CH12_ POL	0	0	0	0				EVE	ENTLOG2_	CH12_SEL	[9:0]				
R295512 (48258h)	EVENTLOG2_CH13_	0	0	0	0	0	0	0	0	0	0	0 ENTLOG2	0	0	0	0	0	00000000h
(1020011)		G2_CH13_ DB	EVENTLO G2_CH13_ POL	U	0	0	0				EVE	INTLOGZ_	CHI3_SEL	[9.0]				
R295514 (4825Ah)	EVENTLOG2_CH14_ DEFINE	0	0 EVENTIO	0	0	0	0	0	0	0	0	0 ENTLOG2	0	0	0	0	0	00000000h
(1020/111)		G2_CH14_ DB	EVENTLO G2_CH14_ POL	U	0	0	0				EVE	INTLOGZ_	CHI4_SEL	[9.0]				
R295516 (4825Ch)	EVENTLOG2_CH15_ DEFINE	0 EVENTI O	0 EVENTI O	0	0	0	0	0	0	0	0 EVE	0 ENTLOG2	0 CH15 SEL	0	0	0	0	00000000h
(100011)		G2_CH15_ DB	EVENTLO G2_CH15_ POL	· ·							LVI		OITIO_OLL	[5.0]				
R295518 (4825Eh)	EVENTLOG2_CH16_	0	0	0	0	0	0	0	0	0	0 EVE	0 ENTLOG2	0 CH16 SEL	0 [9:0]	0	0	0	00000000h
		G2_CH16_ DB	EVENTLO G2_CH16_ POL												_		_	
R295552 (48280h)	EVENTLOG2_FIFO0_ READ	0	0	0	0 EVENTLO	0	0	0	0	0	0 EV	0 ENTLOG2	0 FIFO0 ID I	9:01	0	0	0	00000000h
					G2_ FIFO0							2002_	50_10	174				
	EVENTLOG2_FIFO0_]		POL	l	l		ITLOG2_FII									00000000h
(48282h)	IIME		_		-	-	-	EVE	NTLOG2_FI	FO0_TIME	[15:0]	-	-	_	-			



Register		31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R295556 (48284h)	EVENTLOG2_FIFO1_ READ	0	0	0	0 EVENTLO	0	0	0	0	0	0 FV	0 ENTLOG2	0 FIFO1 ID I	0 9·01	0	0	0	00000000h
,		Ů		Ů	G2_ FIFO1_ POL	Ů	Ů						11101_151	0.0]				
R295558 (48286h)	EVENTLOG2_FIFO1_ TIME									FO1_TIME IFO1_TIME								00000000h
R295560 (48288h)	EVENTLOG2_FIFO2_ READ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(4020011)	INLAD	0	0	0	EVENTLO G2_ FIFO2_ POL	0	0				EV	ENTLOG2_	FIFO2_ID [9:0]				
R295562 (4828Ah)	EVENTLOG2_FIFO2_ TIME									FO2_TIME IFO2_TIME								00000000h
	EVENTLOG2_FIFO3_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(4828Ch)		0	0	0	EVENTLO G2_ FIFO3_ POL	0	0					ENTLOG2_	FIFO3_ID [9:0]				
	EVENTLOG2_FIFO3_ TIME									FO3_TIME IFO3_TIME								00000000h
R295568 (48290h)	EVENTLOG2_FIFO4_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(0	0	0	EVENTLO G2_ FIFO4_ POL	0	0				EV	ENTLOG2_	FIFO4_ID [9:0]				
	EVENTLOG2_FIFO4_ TIME									FO4_TIME IFO4_TIME								00000000h
R295572 (48294h)	EVENTLOG2_FIFO5_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48294N)	READ	0	0	0	EVENTLO G2_ FIFO5_ POL	0	0				EV	ENTLOG2_	FIFO5_ID [9:0]				
R295574 (48296h)	EVENTLOG2_FIFO5_ TIME									FO5_TIME IFO5_TIME								00000000h
R295576	EVENTLOG2_FIFO6_ READ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48298h)	READ	0	0	0	EVENTLO G2_ FIFO6_ POL	0	0				EV	ENTLOG2_	FIFO6_ID [9:0]				
	EVENTLOG2_FIFO6_ TIME									FO6_TIME IFO6_TIME								00000000h
R295580	EVENTLOG2 FIFO7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(4829Ch)	READ	0	0	0	EVENTLO G2_ FIFO7_ POL	0	0				EV	ENTLOG2_	FIFO7_ID [9:0]				
R295582 (4829Eh)	EVENTLOG2_FIFO7_ TIME									FO7_TIME IFO7_TIME								00000000h
R295584	EVENTLOG2_FIFO8_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(482A0h)	READ — —	0	0	0	EVENTLO G2_ FIFO8_ POL	0	0				EV	ENTLOG2_	FIFO8_ID [9:0]				
R295586 (482A2h)	EVENTLOG2_FIFO8_ TIME								_	FO8_TIME IFO8_TIME								00000000h
R295588	EVENTLOG2_FIFO9_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(482A4h)		0	0	0	EVENTLO G2_ FIFO9_ POL	0	0					ENTLOG2_	HF09_ID [9:0]				
	EVENTLOG2_FIFO9_ TIME									FO9_TIME IFO9_TIME								00000000h
R295592	EVENTLOG2_FIFO10_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(482A8h)	READ	0	0	0	EVENTLO G2_ FIFO10_ POL	0	0				EV	ENTLOG2_F	FIFO10_ID	[9:0]				
R295594 (482AAh)	EVENTLOG2_FIFO10_ TIME			•						FO10_TIME		•			•			00000000h
R295596	EVENTLOG2 FIFO11	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(482ACh)	READ	0	0	0	EVENTLO G2_ FIFO11_ POL	0	0				EVI	ENTLOG2_F	FIFO11_ID	[9:0]				
R295598 (482AEh)	EVENTLOG2_FIFO11_		•	•			•			FO11_TIME FO11_TIME								00000000h
R295600	EVENTLOG2_FIFO12_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(482B0h)	READ	0	0	0	EVENTLO G2_ FIFO12_ POL	0	0				EVI	NTLOG2_F	IFO12_ID	[9:0]				
R295602 (482B2h)	EVENTLOG2_FIFO12_		•	•			•			O12_TIME								00000000h
(7020211)	I IIVIL	İ						EVEN	IILUGZ_FI	FO12_TIME	[15:0]							



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R295604 (482B4h)	EVENTLOG2_FIFO13_ READ	0	0	0	0 EVENTLO G2_ FIFO13_ POL	0	0	0	0	0	0 EVE	0 ENTLOG2_I	0 FIFO13_ID	0 [9:0]	0	0	0	00000000h
R295606 (482B6h)	EVENTLOG2_FIFO13_ TIME				TOL					O13_TIME								00000000h
R295608 (482B8h)	EVENTLOG2_FIFO14_ READ	0	0	0	0 EVENTLO G2_ FIFO14_ POL	0	0	0	0	0	0	0 ENTLOG2_I	0 FIFO14_ID	0 [9:0]	0	0	0	00000000h
	EVENTLOG2_FIFO14_ TIME			ı		I	ı			O14_TIME								00000000h
R295612 (482BCh)	EVENTLOG2_FIFO15_ READ	0	0	0	0 EVENTLO G2_ FIFO15_ POL	0	0	0	0	0	0	0 ENTLOG2_I	0 FIFO15_ID	0 [9:0]	0	0	0	00000000h
R295614 (482BEh)	EVENTLOG2_FIFO15_ TIME					I	ı			O15_TIME FO15_TIME								00000000h
R295940 (48404h)R2 95936 (48400h)	EVENTLOG3_TIMER_ SEL	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0 EVENT TIMER	0 TLOG3_ SEL [1:0]	00000000h
R295948 (4840Ch)	EVENTLOG3_FIFO_ CONTROL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000001h
R295950	EVENTLOG3_FIFO_ POINTER1	0	0	0	0	0	0	0	0	0	0	0	0	0	EVENTLO G3_FULL	G3_ WMARK_ STS	EVENTLO G3_NOT_ EMPTY	00000000h
	EVENTLOG3_CH_	0	0	0	0	EVE 0	NTLOG3_F	IFO_WPTR	0 [3:0]	0	0	0	0	0	ENTLOG3_F	FIFO_RPTR 0	0 0	00000000h
(48420h)	ENABLE1	EVENTLO G3_CH16_ ENA	EVENTLO G3_CH15_ ENA	EVENTLO G3_CH14_ ENA	EVENTLO G3_CH13_ ENA	EVENTLO G3_CH12_ ENA	EVENTLO G3_CH11_ ENA	EVENTLO G3_CH10_ ENA	EVENTLO G3_CH9_ ENA	EVENTLO G3_CH8_ ENA	EVENTLO G3_CH7_ ENA	EVENTLO G3_CH6_ ENA	EVENTLO G3_CH5_ ENA	EVENTLO G3_CH4_ ENA	G3_CH3_ ENA	G3_CH2_ ENA	G3_CH1_ ENA	
R296000 (48440h)	EVENTLOG3_CH1_ DEFINE	0 EVENTLO G3_CH1_ DB	0 EVENTLO G3_CH1_ POL	0	0	0	0	0	0	0	0 EV	0 ENTLOG3_	0 CH1_SEL	0 [9:0]	0	0	0	00000000h
	EVENTLOG3_CH2_ DEFINE	0 EVENTLO G3_CH2_ DB	0 EVENTLO G3_CH2_ POL	0	0	0	0	0	0	0	0 EV	0 ENTLOG3_	0 CH2_SEL	0 [9:0]	0	0	0	00000000h
	EVENTLOG3_CH3_ DEFINE		0 EVENTLO G3_CH3_ POL	0	0	0	0	0	0	0	0 EV	0 ENTLOG3_	0 CH3_SEL	0	0	0	0	00000000h
	EVENTLOG3_CH4_ DEFINE		0 EVENTLO G3_CH4_ POL	0	0	0	0	0	0	0	0 EV	0 ENTLOG3_	0 CH4_SEL	0 [9:0]	0	0	0	00000000h
R296008 (48448h)	EVENTLOG3_CH5_ DEFINE	0 EVENTLO G3_CH5_ DB	0 EVENTLO G3_CH5_ POL	0	0	0	0	0	0	0	0 EV	0 ENTLOG3_	0 CH5_SEL	0	0	0	0	00000000h
R296010 (4844Ah)	EVENTLOG3_CH6_ DEFINE	0 EVENTLO G3_CH6_ DB	0 EVENTLO G3_CH6_ POL	0	0	0	0	0	0	0	0 EV	0 ENTLOG3_	0 CH6_SEL	0 [9:0]	0	0	0	00000000h
R296012 (4844Ch)	EVENTLOG3_CH7_ DEFINE	0 EVENTLO G3_CH7_ DB	0 EVENTLO G3_CH7_ POL	0	0	0	0	0	0	0	0 EV	0 ENTLOG3_	0 CH7_SEL	0 [9:0]	0	0	0	00000000h
R296014 (4844Eh)	EVENTLOG3_CH8_ DEFINE	0 EVENTLO G3_CH8_ DB	0 EVENTLO G3_CH8_ POL	0	0	0	0	0	0	0	0 EV	0 ENTLOG3_	0 CH8_SEL	0 [9:0]	0	0	0	00000000h
R296016 (48450h)	EVENTLOG3_CH9_ DEFINE	0 EVENTLO G3_CH9_ DB	0 EVENTLO G3_CH9_ POL	0	0	0	0	0	0	0	0 EV	0 ENTLOG3_	0 CH9_SEL	0 [9:0]	0	0	0	00000000h
R296018 (48452h)	EVENTLOG3_CH10_ DEFINE	0 EVENTLO G3_CH10_ DB	0 EVENTLO G3_CH10_ POL	0	0	0	0	0	0	0	0 EVE	0 ENTLOG3_0	0 CH10_SEL	0 [9:0]	0	0	0	00000000h
R296020 (48454h)	EVENTLOG3_CH11_ DEFINE	0	0 EVENTLO G3_CH11_ POL	0	0	0	0	0	0	0	0 EVE	0 ENTLOG3_0	0 CH11_SEL	0 [9:0]	0	0	0	00000000h
R296022 (48456h)	EVENTLOG3_CH12_ DEFINE	0 EVENTI O	0 EVENTLO G3_CH12_ POL	0	0	0	0	0	0	0	0 EVE	0 ENTLOG3_0	0 CH12_SEL	0 [9:0]	0	0	0	00000000h



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	1 ¹	ı	16 0	Default
R296024 (48458h)	EVENTLOG3_CH13_ DEFINE	G3 CH13	0 EVENTLO G3_CH13_	0	0	0	0	0	0	0	0 EVE	0 NTLOG3_	0 CH13_SEL	0 [9:0]	0	0		0	00000000h
R296026 (4845Ah)	EVENTLOG3_CH14_ DEFINE	DB 0	POL 0 0 EVENTLO	0	0	0	0	0	0	0	0 EVE	0 NTLOG3	0 CH14 SEL	0	0	0		0	00000000h
, ,	EVENTLOG3 CH15	G3_CH14 DB	G3_CH14_ POL 0	0	0	0	0	0	0	0	1 0	0	0	0	0	T 0		0	00000000h
(4845Ch)	DEFINE	EVENTLO	EVENTLO G3_CH15_ POL	0	0	0	0						CH15_SEL		I		<u> </u>		000000011
R296030 (4845Eh)	EVENTLOG3_CH16_ DEFINE	0 EVENTLO G3_CH16 DB	0 EVENTLO G3_CH16_ POL	0	0	0	0	0	0	0	0 EVE	0 NTLOG3_	0 CH16_SEL	0 [9:0]	0	0		0	00000000h
R296064 (48480h)	EVENTLOG3_FIFO0_ READ	0	0	0	0 EVENTLO G3_ FIFO0_	0	0	0	0	0	0 EV	0 ENTLOG3_	0 FIFO0_ID [9:0]	0	0		0	00000000h
R296066 (48482h)	EVENTLOG3_FIFO0_ TIME				POL					FO0_TIME									00000000h
R296068 (48484h)	EVENTLOG3_FIFO1_ READ	0	0	0	0 EVENTLO G3_ FIFO1_ POL	0	0	0	0	0	0 EV	0 ENTLOG3_	0 FIFO1_ID [9:0]	0	0		0	00000000h
R296070 (48486h)	EVENTLOG3_FIFO1_ TIME		1							FO1_TIME IFO1_TIME									00000000h
R296072 (48488h)	EVENTLOG3_FIFO2_ READ	0	0	0	0 EVENTLO G3_ FIFO2_ POL	0	0	0	0	0	0 EV	0 ENTLOG3_	0 FIFO2_ID [9:0]	0	0		0	00000000h
R296074 (4848Ah)	EVENTLOG3_FIFO2_ TIME				FOL					FO2_TIME									00000000h
R296076 (4848Ch)	EVENTLOG3_FIFO3_ READ	0	0	0	0 EVENTLO G3_ FIFO3_ POL	0	0	0	0	0	0	0 ENTLOG3_	0 FIFO3_ID [9:0]	0	0		0	00000000h
R296078 (4848Eh)	EVENTLOG3_FIFO3_ TIME				102					FO3_TIME IFO3_TIME									00000000h
R296080 (48490h)	EVENTLOG3_FIFO4_ READ	0	0	0	0 EVENTLO G3_ FIFO4_ POL	0	0	0	0	0	0 EV	0 ENTLOG3_	0 FIFO4_ID [9:0]	0	0		0	00000000h
R296082 (48492h)	EVENTLOG3_FIFO4_ TIME		1		1					FO4_TIME IFO4_TIME									00000000h
R296084 (48494h)	EVENTLOG3_FIFO5_ READ	0	0	0	0 EVENTLO G3_ FIFO5_ POL	0	0	0	0	0	0 EV	0 ENTLOG3_	0 FIFO5_ID [9:0]	0	0		0	00000000h
R296086 (48496h)	EVENTLOG3_FIFO5_ TIME		1							FO5_TIME IFO5_TIME									00000000h
R296088 (48498h)	EVENTLOG3_FIFO6_ READ	0	0	0	0 EVENTLO G3_ FIFO6_ POL	0	0	0	0	0	0 EV	0 ENTLOG3_	0 FIFO6_ID [9:0]	0	0		0	00000000h
R296090 (4849Ah)	EVENTLOG3_FIFO6_ TIME		1		1 . 02					FO6_TIME IFO6_TIME									00000000h
R296092 (4849Ch)	EVENTLOG3_FIFO7_ READ	0	0	0	0 EVENTLO G3_ FIFO7_ POL	0	0	0	0	0	0 EV	0 ENTLOG3_	0 FIFO7_ID [9:0]	0	0		0	00000000h
R296094 (4849Eh)	EVENTLOG3_FIFO7_ TIME		1		1					FO7_TIME IFO7_TIME									00000000h
R296096 (484A0h)	EVENTLOG3_FIFO8_ READ	0	0	0	0 EVENTLO G3_ FIFO8_ POL	0	0	0	0	0	0 EV	0 ENTLOG3_	0 FIFO8_ID [9:0]	0	0		0	00000000h
R296098 (484A2h)	EVENTLOG3_FIFO8_ TIME		1		FUL					FO8_TIME									00000000h
	EVENTLOG3 FIFO9	0	0	0	0 EVENTLO G3_ FIFO9_ POL	0	0	0	0	0	0	0 ENTLOG3_	0 FIFO9_ID [9:0]	0	0		0	00000000h



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
	EVENTLOG3_FIFO9_ TIME								TLOG3_FI			•	•		•			00000000h
R296104	EVENTLOG3_FIFO10_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(484A8h)	READ	0	0	0	EVENTLO G3_ FIFO10_ POL	0	0				EVI	ENTLOG3_	FIFO10_ID	[9:0]				
	EVENTLOG3_FIFO10_ TIME								TLOG3_FIF									00000000h
R296108	EVENTLOG3_FIFO11_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(484ACh)	READ	0	0	0	EVENTLO G3_ FIFO11_ POL	0	0					ENTLOG3_	FIFO11_ID	[9:0]				
	EVENTLOG3_FIFO11_ TIME								TLOG3_FIF									00000000h
	EVENTLOG3_FIFO12_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(484B0h)	READ	0	0	0	EVENTLO G3_ FIFO12_ POL	0	0				EVI	ENTLOG3_	FIFO12_ID	[9:0]				
	EVENTLOG3_FIFO12_ TIME								TLOG3_FIF									00000000h
R296116	EVENTLOG3_FIFO13_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(484B4h)	READ	0	0	0	EVENTLO G3_ FIFO13_ POL	0	0		•	•	EVI	NTLOG3_	FIFO13_ID	[9:0]		•	•	
	EVENTLOG3_FIFO13_ TIME				•	•			TLOG3_FIF									00000000h
R296120	EVENTLOG3_FIFO14_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(484B8h)	READ	0	0	0	EVENTLO G3_ FIFO14_ POL	0	0				EVI	ENTLOG3_	FIFO14_ID	[9:0]				
	EVENTLOG3_FIFO14_ TIME								TLOG3_FIF									00000000h
R296124	EVENTLOG3_FIFO15_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(484BCh)	READ	0	0	0	EVENTLO G3_ FIFO15_ POL	0	0				EVI	ENTLOG3_	FIFO15_ID	[9:0]				
R296126 (484BEh)	EVENTLOG3_FIFO15_ TIME								TLOG3_FIF		•							00000000h
	EVENTLOG4_TIMER_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48604h)R2 96448 (48600h)		0	0	0	0	0	0	0	0	0	0	0	0	0	0		SEL [1:0]	
R296460 (4860Ch)	EVENTLOG4_FIFO_ CONTROL1	0	0	0	0	0	0	0	0	0	0	0	0	0 EVE	0 NTLOG4 FI	0 IFO WMAR	0 K [3:0]	00000001h
	EVENTLOG4_FIFO_ POINTER1	0	0	0	0	0	0	0	0	0	0	0	0	0			EVENTLO G4_NOT_ EMPTY	00000000h
D206480	EVENTLOCA CIL	0	0	0	0	EVE 0	NTLOG4_F 0	IFO_WPTR 0	R [3:0]	0	0	0	0	EVI 0	ENTLOG4_F	FIFO_RPTR 0	R [3:0]	00000000
	EVENTLOG4_CH_ ENABLE1		EVENTLO G4_CH15_ ENA	0 EVENTLO G4_CH14_ ENA								EVENTLO		EVENTLO	EVENTLO	EVENTLO	EVENTLO	00000000h
R296512 (48640h)	EVENTLOG4_CH1_ DEFINE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(4004011)	DEI IIVE	G4_CH1_ DB	G4_CH1_ POL	0	0	0	0				EV	ENTLOG4_	CH1_SEL	[9:0]				
	EVENTLOG4_CH2_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48642h)	DEFINE		EVENTLO G4_CH2_	0	0	0	0				EV	ENTLOG4_	CH2_SEL	[9:0]				
R296516	EVENTLOG4 CH3	DB 0	POL 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
	DEFINE	EVENTLO G4 CH3	EVENTLO G4 CH3	0	0	0	0	•				ENTLOG4_						0000000011
R296518	EVENTLOG4 CH4	DB 0	POL 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
	DEFINE	EVENTLO	EVENTLO G4_CH4_ POL	0	0	0	0	<u> </u>	ı	ı <u> </u>	_	ENTLOG4_			<u>ı </u>	<u>. </u>		330000011
	EVENTLOG4_CH5_ DEFINE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
, ,	DEI IIVE	G4_CH5_ DB	EVENTLO G4_CH5_ POL	0	0	0	0					ENTLOG4_	CH5_SEL					
	EVENTLOG4_CH6_ DEFINE	0 EVENTI C	0 EVENTLO	0	0	0	0	0	0	0	0	0 ENTLOG4	O CHE SELL	0	0	0	0	00000000h
(.55 17 11)		G4_CH6_ DB	G4_CH6_ POL	U	U	U	U				EV	LIVI LUG4_	OI IU_SEL	[v.U]				



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R296524 (4864Ch)	EVENTLOG4_CH7_ DEFINE	0 EVENTLO	0 EVENTLO	0	0	0	0	0	0	0	0 EVI	0 ENTLOG4_	0 CH7_SEL	0 [9:0]	0	0	0	00000000h
		G4_CH7_ DB	G4_CH7_ POL										1				1 -	
R296526 (4864Eh)	EVENTLOG4_CH8_ DEFINE	0 EVENTLO G4_CH8_ DB	0 EVENTLO G4_CH8_ POL	0	0	0	0	0	0	0	0 EVI	0 ENTLOG4_	0 CH8_SEL	[9:0]	0	0	0	00000000h
R296528 (48650h)	EVENTLOG4_CH9_ DEFINE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
, ,		EVENTLO G4_CH9_ DB	G4_CH9_ POL						1			ENTLOG4_			1			
R296530 (48652h)	EVENTLOG4_CH10_ DEFINE	0 EVENTLO G4_CH10_ DB	0 EVENTLO G4_CH10_ POL	0	0	0	0	0	0	0	0 EVE	0 ENTLOG4_0	0 CH10_SEL	[9:0]	0	0	0	00000000h
R296532 (48654h)	EVENTLOG4_CH11_ DEFINE	0 EVENTLO G4_CH11_ DB	0 EVENTLO G4_CH11_ POL	0	0	0	0	0	0	0	0 EVE	0 ENTLOG4_0	0 CH11_SEL	0 [9:0]	0	0	0	00000000h
R296534 (48656h)	EVENTLOG4_CH12_ DEFINE	0 EVENTLO G4_CH12_ DB	0 EVENTLO	0	0	0	0	0	0	0	0 EVE	0 ENTLOG4_0	0 CH12_SEL	0 [9:0]	0	0	0	00000000h
R296536 (48658h)	EVENTLOG4_CH13_ DEFINE	0 EVENTLO G4 CH13	0 EVENTLO G4 CH13	0	0	0	0	0	0	0	0 EVE	0 ENTLOG4_0	0 CH13_SEL	0 [9:0]	0	0	0	00000000h
R296538	EVENTLOG4_CH14_ DEFINE	DB 0	POL 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(4865Ah)	DEFINE	EVENTLO G4_CH14_ DB	EVENTLO G4_CH14_ POL	0	0	0	0				EVE	NTLOG4_0	CH14_SEL	[9:0]				
R296540 (4865Ch)	EVENTLOG4_CH15_ DEFINE	0 EVENTLO G4_CH15_ DB	0 EVENTLO G4_CH15_ POL	0	0	0	0	0	0	0	0 EVE	0 ENTLOG4_0	0 CH15_SEL	0 [9:0]	0	0	0	00000000h
R296542 (4865Eh)	EVENTLOG4_CH16_ DEFINE		0 EVENTLO G4_CH16_ POL	0	0	0	0	0	0	0	0 EVE	0 ENTLOG4_0	0 CH16_SEL	0 [9:0]	0	0	0	00000000h
R296576 (48680h)	EVENTLOG4_FIFO0_ READ	0	0	0	0 EVENTLO G4_ FIFO0_ POL	0	0	0	0	0	0 EV	0 ENTLOG4_	0 FIFO0_ID	[9:0]	0	0	0	00000000h
R296578 (48682h)	EVENTLOG4_FIFO0_ TIME		I				l			FO0_TIME [IFO0_TIME								00000000h
R296580 (48684h)	EVENTLOG4_FIFO1_ READ	0	0	0	0 EVENTLO G4_ FIFO1_ POL	0	0	0	0	0	0 EV	0 ENTLOG4_	0 FIFO1_ID	0 [9:0]	0	0	0	00000000h
R296582 (48686h)	L EVENTLOG4_FIFO1_ TIME				PUL					FO1_TIME [00000000h
R296584 (48688h)	EVENTLOG4_FIFO2_ READ	0	0	0	0 EVENTLO G4_ FIFO2_	0	0	0	0	0	0	0 ENTLOG4_	0 FIFO2_ID	[9:0]	0	0	0	00000000h
	EVENTLOG4_FIFO2_ TIME				POL ⁻					FO2_TIME [00000000h
R296588 (4868Ch)	EVENTLOG4_FIFO3_ READ	0	0	0	0 EVENTLO G4_ FIFO3_ POL	0	0	0	0	0	0	0 ENTLOG4_	0 FIFO3_ID	0 [9:0]	0	0	0	00000000h
	EVENTLOG4_FIFO3_ TIME				FOL					FO3_TIME [00000000h
R296592 (48690h)	EVENTLOG4_FIFO4_ READ	0	0	0	0 EVENTLO G4_ FIFO4_ POL	0	0	0	0	0	0 EV	0 ENTLOG4_	0 FIFO4_ID	0 [9:0]	0	0	0	00000000h
R296594 (48692h)	EVENTLOG4_FIFO4_ TIME]		ruL		1			FO4_TIME [00000000h
	EVENTLOG4_FIFO5_	0	0	0	0 EVENTLO G4_ FIFO5_	0	0	0	0	0	0	0 ENTLOG4_	0 FIFO5_ID	[9:0]	0	0	0	00000000h
R296598 (48696h)	EVENTLOG4_FIFO5_ TIME		<u> </u>		POL ⁻		<u> </u>			FO5_TIME [IFO5_TIME								00000000h



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R296600 (48698h)	EVENTLOG4_FIFO6_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(4009011)	KLAD	0	0	0	EVENTLO G4_ FIFO6_ POL	0	0				EV	ENILOG4	_FIFO6_ID	[9:0]				
R296602 (4869Ah)	EVENTLOG4_FIFO6_ TIME									FO6_TIME IFO6_TIME								00000000h
R296604 (4869Ch)	EVENTLOG4_FIFO7_	0	0	0	0 EVENTLO	0	0	0	0	0	0	0	0 FIFO7 ID	0	0	0	0	00000000h
		U	U	U	G4_ FIFO7_ POL	U	U					ENTLOG4	_FIFO7_ID	[9.0]				
R296606 (4869Eh)	EVENTLOG4_FIFO7_ TIME									FO7_TIME IFO7_TIME								00000000h
R296608 (486A0h)	EVENTLOG4_FIFO8_ READ	0	0	0	0	0	0	0	0	0	0	0	0 FIFO8 ID	0	0	0	0	00000000h
		0	0	0	EVENTLO G4_ FIFO8_ POL	0	0					ENTLOG4	_FIFO8_ID	[8:0]				
R296610 (486A2h)	EVENTLOG4_FIFO8_ TIME									FO8_TIME IFO8_TIME								00000000h
	EVENTLOG4_FIFO9_ READ	0	0	0	0 EVENTLO	0	0	0	0	0	0	0 ENTLOC4	0 FIFO9 ID	0	0	0	0	00000000h
		U	U	U	G4_ FIFO9_ POL	U	U					ENTLOG4	_FIFO9_ID	[9.0]				
R296614 (486A6h)	EVENTLOG4_FIFO9_ TIME									FO9_TIME IFO9_TIME								00000000h
R296616 (486A8h)	EVENTLOG4_FIFO10_ READ	0	0	0	0 EVENTLO	0	0	0	0	0	0	0	0 FIFO10 ID	0	0	0	0	00000000h
,		U	U	U	G4_ FIFO10_ POL	U	U					ENTLOG4_	FIFO 10_ID	[9.0]				
	EVENTLOG4_FIFO10_ TIME									O10_TIME FO10_TIME								00000000h
R296620 (486ACh)	EVENTLOG4_FIFO11_ READ	0	0	0	0 EVENTLO	0	0	0	0	0	0	0 ENTLOGA	0 FIFO11 ID	0	0	0	0	00000000h
		, o	Ü	Ü	G4_ FIFO11_ POL	U	Ü						, II O II _ID	[9.0]				
R296622 (486AEh)	EVENTLOG4_FIFO11_ TIME									O11_TIME FO11_TIME								00000000h
R296624 (486B0h)	EVENTLOG4_FIFO12_ READ	0	0	0	0 EVENTLO	0	0	0	0	0	0 EV/	0 ENTLOGA	0 FIFO12 ID	0	0	0	0	00000000h
			Ů	Ů	G4_ FIFO12_ POL		Ü						111 012_10	[0.0]				
R296626 (486B2h)	EVENTLOG4_FIFO12_ TIME									O12_TIME FO12_TIME								00000000h
R296628 (486B4h)	EVENTLOG4_FIFO13_ READ	0	0	0	0 EVENTLO	0	0	0	0	0	0	0 ENTLOGA	0 FIFO13 ID	0	0	0	0	00000000h
			Ü	U	G4_ FIFO13_ POL	U	Ü						i II 013_ID	[9.0]				
R296630 (486B6h)	EVENTLOG4_FIFO13_ TIME									O13_TIME FO13_TIME								00000000h
	EVENTLOG4_FIFO14_ READ	0	0	0	0 EVENTLO	0	0	0	0	0	0	0 NTLOG4	0 FIFO14 ID	0	0	0	0	00000000h
		"			G4_ FIFO14	U					LVI	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	🗸 14_10	[0.0]				
R296634	EVENTLOG4_FIFO14_ TIME]	<u> </u>	POL -]	EVEN'	TLOG4_FIF	O14_TIME	[31:16]							00000000h
		0	0	0	0	0	0	EVEN 0	ITLOG4_FI	FO14_TIME	[15:0]	0	0	T 0	0	0	T 0	00000000h
(486BCh)	EVENTLOG4_FIFO15_ READ	0	0	0	EVENTLO G4_ FIFO15	0	0		0	0			FIFO15_ID					0000000011
R296638 (486BEh)	EVENTLOG4_FIFO15_ TIME				POL _					O15_TIME								00000000h
	EVENTLOG5 TIMER	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 NTLOG5	00000000h
96960 (48800h)			U	U	U	U	U	U	U	U	U	U	U	Į ,	U	TIMER	SEL [1:0]	1
R296972	EVENTLOG5_FIFO_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000001h
	CONTROL1 EVENTLOG5_FIFO_	0	0	0	0	0	0	0	0	0	0	0	0	EVE 0	NTLOG5_F EVENTLO			00000000h
(4880Eh)	POINTER1													_		STS	O EVENTLO G5_NOT_ EMPTY	
		0	0	0	0	EVE	N1LOG5_F	IFO_WPTR	[3:0]	0	0	0	0	EV	ENTLOG5_	HHO_RPT	K [3:0]	



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R296992 (48820h)	EVENTLOG5_CH_ ENABLE1	0 EVENTLO	0 EVENTLO	0 EVENTLO	0 EVENTLO	0 EVENTLO	0 EVENTLO	0 EVENTLO	0 EVENTLO	0 EVENTLO	0 EVENTLO	0 EVENTLO	0 EVENTLO	0 EVENTLO	0 EVENTLO	0 EVENTLO	0 EVENTLO	00000000h
		G5_CH16_ ENA	EVENTLO G5_CH15_ ENA	G5_CH14_ ENA	G5_CH13_ ENA	G5_CH12_ ENA	G5_CH11_ ENA	G5_CH10_ ENA	G5_CH9_ ENA	G5_CH8_ ENA	G5_CH7_ ENA	G5_CH6_ ENA	G5_CH5_ ENA	G5_CH4_ ENA	G5_CH3_ ENA	G5_CH2_ ENA	G5_CH1_ ENA	
R297024 (48840h)	EVENTLOG5_CH1_ DEFINE	0 EVENTLO	0 EVENTLO	0	0	0	0	0	0	0	0 EV	0 ENTLOG5	0 CH1 SELI	9:01	0	0	0	00000000h
		G5_CH1_ DB	G5_CH1_ POL											,				
R297026 (48842h)	EVENTLOG5_CH2_ DEFINE	0 EVENTLO	0 EVENTLO	0	0	0	0	0	0	0	0 EV	0 ENTLOG5	0 CH2 SELI	0	0	0	0	00000000h
, ,		G5_CH2_ DB	G5_CH2_ POL	v	ŭ	Ů	ŭ					LITTLO 00_	.0112_022 [0.0]				
R297028 (48844h)	EVENTLOG5_CH3_ DEFINE	0 EVENTLO	0 EVENTLO	0	0	0	0	0	0	0	0 FV	0 ENTLOG5	0 CH3 SELI	9:01	0	0	0	00000000h
,		G5_CH3_ DB		· ·		Ů							.01.10_0221	0.01				
R297030 (48846h)	EVENTLOG5_CH4_ DEFINE	0 EVENTLO	0 EVENTLO	0	0	0	0	0	0	0	0 FV	0 ENTLOG5	0 CH4 SELI	0	0	0	0	00000000h
,		G5_CH4_ DB	G5_CH4_ POL	Ü		Ů							.00221	0.01				
R297032 (48848h)	EVENTLOG5_CH5_ DEFINE	0 EVENTLO	0 EVENTLO	0	0	0	0	0	0	0	0 FV	0 ENTLOG5	0 CH5 SELI	9:01	0	0	0	00000000h
,		G5_CH5_ DB												,				
R297034 (4884Ah)	EVENTLOG5_CH6_ DEFINE	0 EVENTLO	0 EVENTLO	0	0	0	0	0	0	0	0 EV	0 ENTLOG5	0	0	0	0	0	00000000h
(100 11 11)		G5_CH6_ DB	G5_CH6_ POL	v		· ·					LV	LIVILOUS_	ONO_OLL	0.0]				
R297036 (4884Ch)	EVENTLOG5_CH7_ DEFINE	0 EVENTLO	0 EVENTLO	0	0	0	0	0	0	0	0 FV	0 ENTLOG5	0 CH7 SELI	0 9·01	0	0	0	00000000h
,		G5_CH7_ DB	G5_CH7_ POL	Ü		Ů							.00221	0.01				
R297038 (4884Eh)	EVENTLOG5_CH8_ DEFINE	0 EVENTI O	0 EVENTLO	0	0	0	0	0	0	0	0 EV	0 ENTLOG5	O CH8 SELI	0 9·01	0	0	0	00000000h
,		G5_CH8_ DB	G5_CH8_ POL	Ü		Ů							.01.10_0221	0.01				
R297040 (48850h)	EVENTLOG5_CH9_ DEFINE	0 EVENTLO	0 EVENTLO	0	0	0	0	0	0	0	0 EV	0 ENTLOG5	0 CH9 SEL I	9:01	0	0	0	00000000h
		G5_CH9_ DB	G5_CH9_ POL											,				
R297042 (48852h)	EVENTLOG5_CH10_ DEFINE	0 EVENTI O	0 EVENTLO	0	0	0	0	0	0	0	0 EVE	0 NTLOG5 (0 CH10 SEL	0 [0.0]	0	0	0	00000000h
		G5_CH10_ DB	G5_CH10_ POL															
R297044 (48854h)	EVENTLOG5_CH11_ DEFINE	0 EVENTI O	0 EVENTLO	0	0	0	0	0	0	0	0 EVE	0 NTLOG5 (0 CH11 SEL	0	0	0	0	00000000h
		G5_CH11_ DB	G5_CH11_ POL											[]				
	EVENTLOG5_CH12_ DEFINE	0 EVENTI O	0 EVENTLO	0	0	0	0	0	0	0	0 EVE	0 NTLOG5 (0 CH12 SEL	0	0	0	0	00000000h
,		G5_CH12_ DB	G5_CH12_ POL	· ·		Ů						2000	o <u>z_</u> ozz	[0.0]				
R297048 (48858h)	EVENTLOG5_CH13_ DEFINE	0 EVENTI O	0 EVENTLO	0	0	0	0	0	0	0	0 EVE	0 ENTLOG5 (0 CH13 SEL	0	0	0	0	00000000h
,		G5_CH13_ DB	G5_CH13_ POL	Ü	Ů	Ŭ							51110_0LL	[0.0]				
R297050 (4885Ah)	EVENTLOG5_CH14_ DEFINE	0 EVENTI O	0 EVENTLO	0	0	0	0	0	0	0	0	0 NTLOG5_0	0	0	0	0	0	00000000h
,			G5_CH14_ POL	v		· ·					LVI	1412000_(JITI4_OLL	[5.0]				
R297052 (4885Ch)	EVENTLOG5_CH15_ DEFINE	0 EVENTI O	0 EVENTI O	0	0	0	0	0	0	0	0 EVE	0 ENTLOG5 (0 2H15 SEI	0 [0.0]	0	0	0	00000000h
(,		G5_CH15_ DB	EVENTLO G5_CH15_ POL	v		· ·					LVI	1412000_(JIIIJ_OLL	[5.0]				
R297054 (4885Eh)	EVENTLOG5_CH16_ DEFINE	0 EVENTI O	0 EVENTLO	0	0	0	0	0	0	0	0	0 ENTLOG5 (0	0	0	0	0	00000000h
(,		G5_CH16_ DB	G5_CH16_ POL	U		U					LVI	1411000_(JIIIO_SEE	[9.0]				
R297088 (48880h)	EVENTLOG5_FIFO0_ READ	0	0	0	0 EVENTLO	0	0	0	0	0	0 EV	0 ENTLOG5	0	0	0	0	0	00000000h
(1000011)	. (2)		0	Ü	G5_ FIFO0_	U					LV	LIVILOGS_	i ii 00_ib [9.0]				
	EVENTLOG5_FIFO0_		<u> </u>	<u></u>	POL		<u> </u>		ITLOG5_FIF									00000000h
,	TIME EVENTLOG5_FIFO1_	0	0	0	0	0	0	EVEI 0	NTLOG5_FI 0	FO0_TIME 0	[15:0]	0	0	0	0	0	0	00000000h
(48884h)	READ	0	0	0	EVENTLO	0	0	Ů	ı <u> </u>	ı <u> </u>		ENTLOG5_			ı <u> </u>	ı <u> </u>	<u> </u>	300000011
					G5_ FIFO1_ POL													
R297094 (48886h)	EVENTLOG5_FIFO1_ TIME		•						ITLOG5_FIF									00000000h
(.000011)	I	<u> </u>						EVE	viloub_FI	I O I_IIME	[10.0]							



REGISTRE EVENTIOGS_FIFCS_ 0	Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
Common Print Common Co	R297096	EVENTLOG5_FIFO2_	0	0	0	0	0	0				0	0	0	0				00000000h
RESPITED EVENTLOOS, FIFO	(488881)	READ	0	0	0	G5_ FIFO2	0	0				EV	ENTLOG5_	FIFO2_ID	[9:0]				
REPAIR DEVINITIONS FIFO	R297098 (4888Ah)	EVENTLOG5_FIFO2_ TIME		•	•	•													00000000h
PARTING PARTINGS PROS.	R297100 (4888Ch)	EVENTLOG5_FIFO3_ READ				EVENTLO G5_ FIFO3						0				0	0	0	00000000h
R28716 VENTLOGS_FIFO4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R297102 (4888Eh)			l l		. 02													00000000h
R28716 EVENTLOGS_FFO4_	R297104	EVENTLOG5 FIFO4				EVENTLO G5_ FIFO4_						0				0	0	0	00000000h
SEPATICOS FIFOS 0	R297106	EVENTLOG5_FIFO4_				PUL													00000000h
R287110 VENTLOGS_FIFOS	R297108	EVENTLOG5_FIFO5_	0	0	0	0	0	0					0	0	0	0	0	0	00000000h
Memory M	(48894h)	READ	0	0	0	G5_ FIFO5	0	0				EV	ENTLOG5_	FIFO5_ID	[9:0]				
ABSAPTIAN EVENTLOGS_FIFOO O O EVENTLOGS_FIFOO D O O O O O O O O	R297110 (48896h)	EVENTLOG5_FIFO5_ TIME		•		•													00000000h
R297112 VENTLOGS_FIFO6 R297110 VENTLOGS_FIFO7 O O O O O O O O O	R297112 (48898h)	EVENTLOG5_FIFO6_ READ							0	0	0					0	0	0	00000000h
R897162 VENTLOGS_FIFO7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			U	U	U	G5_ FIFO6	U	U					ENTLOG5_	_FIFO6_ID	9.0]				
	R297114 (4889Ah)	EVENTLOG5_FIFO6_ TIME																	00000000h
RESPITAL EVENTLOGS_FIFO1	R297116 (4889Ch)	EVENTLOG5_FIFO7_ READ				EVENTLO G5_ FIFO7			0	0	0			_ •		0	0	0	00000000h
R297122 EVENTLOGS_FIFO8	R297118	EVENTLOG5_FIFO7_				PUL													00000000h
R297122 EVENTLOGS_FIFO8	R297120	EVENTLOG5 FIFO8	0	0	0	0	0	0					0	0	0	0	0	0	00000000h
Company Time	(488A0h)	READ	0	0	0	G5_ FIFO8_	0	0				EV	ENTLOG5_	FIFO8_ID	9:0]				
R297122 EVENTLOGS_FIFO9	R297122 (488A2h)	EVENTLOG5_FIFO8_ TIME		I															00000000h
R297128 EVENTLOG5_FIFO9						EVENTLO G5_ FIFO9_						0				0	0	0	00000000h
R297138				l l		TOL						•							00000000h
R297130	1											0				0	0	0	00000000h
R297132 EVENTLOG5_FIFO11_ 0			0	0	0	G5_ FIFO10	0	0				EVE	ENTLOG5_	FIFO10_ID	[9:0]				
R297132 EVENTLOG5_FIFO11_ 0	R297130 (488AAh)	EVENTLOG5_FIFO10_ TIME																	00000000h
R297134	R297132 (488ACh)	EVENTLOG5_FIFO11_ READ										0				0	0	0	00000000h
R297134					v	G5_ FIFO11	v	U				⊏VI	-1412-000_	, 11 O II _IU	[0.0]				
R297136 (488B0h) READ	R297134 (488AEh)	EVENTLOG5_FIFO11_ TIME	<u> </u>	1															00000000h
R297138 EVENTLOG5_FIFO12	R297136	EVENTLOG5 FIFO12			-							0				0	0	0	00000000h
(488B4) TIME EVENTLOG5_FIFO12_TIME [15:0] R297140 EVENTLOG5_FIFO13_ 0			0	0	U	G5_ FIFO12_	0	0				EVE	:NILOG5_	HIFO12_ID	[9:0]				
R297140 (488B4h) READ	R297138 (488B2h)	EVENTLOG5_FIFO12_ TIME																	00000000h
R297142 EVENTLOG5_FIFO13_ EVENTLOG5_FIFO13_TIME [31:16] 00000000h					-							0				0	0	0	00000000h
R297142 EVENTLOG5_FIFO13_			U	U	U	G5_ FIFO13	U	U				EVE	:N1LUG5_	FIFUI3_ID	[a.n]				
	R297142 (488B6h)	EVENTLOG5_FIFO13_ TIME																	00000000h



	Τ	24							24					40	40	1 47	46	
Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R297144 (488B8h)	EVENTLOG5_FIFO14_ READ	0	0	0	0 EVENTLO G5_ FIFO14_	0	0	0	0	0	0 EVE	0 ENTLOG5_I	0 FIFO14_ID	0 [9:0]	0	0	0	00000000h
R297146 (488BAh)	EVENTLOG5_FIFO14_ TIME				POL _				TLOG5_FIF									00000000h
R297148 (488BCh)	EVENTLOG5 FIFO15	0	0	0	0	0	0	0	TLOG5_FIF 0	0	0	0	0	0	0	0	0	00000000h
		0	0	0	EVENTLO G5_ FIFO15_ POL	0	0					ENTLOG5_I	FIFO15_ID	[9:0]				
R297150 (488BEh)	EVENTLOG5_FIFO15_ TIME								TLOG5_FIF TLOG5_FIF									00000000h
R297476 (48A04h)R2	EVENTLOG6_TIMER_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
97472 (48A00h)		0	0	0	0	0	0	0	0	0	0	0	0	0	0	TIMER_	TLOG6_ SEL [1:0]	
(48A0Ch)	EVENTLOG6_FIFO_ CONTROL1	0	0	0	0	0	0	0	0	0	0	0	0	0 EVEN	0 NTLOG6 FI	0 IFO WMAR	0 K [3:0]	00000001h
R297486 (48A0Eh)	EVENTLOG6_FIFO_ POINTER1	0	0	0	0	0	0	0	0	0	0	0	0	0		EVENTLO	EVENTLO G6_NOT_ EMPTY	00000000h
D007504	EVENTI OOO OU	0	0	0	0			IFO_WPTR		0	0	0	0			FIFO_RPTF		00000000
(48A20h)	EVENTLOG6_CH_ ENABLE1		0 EVENTLO G6_CH15_ ENA	0 EVENTLO G6_CH14_ ENA	0 EVENTLO G6_CH13_ ENA	0 EVENTLO G6_CH12_ ENA	0 EVENTLO G6_CH11_ ENA	0 EVENTLO G6_CH10_ ENA	0 EVENTLO G6_CH9_ ENA	0 EVENTLO G6_CH8_ ENA	0 EVENTLO G6_CH7_ ENA	0 EVENTLO G6_CH6_ ENA	0 EVENTLO G6_CH5_ ENA	0 EVENTLO G6_CH4_ ENA	0 EVENTLO G6_CH3_ ENA	0 EVENTLO G6_CH2_ ENA	0 EVENTLO G6_CH1_ ENA	00000000h
R297536 (48A40h)	EVENTLOG6_CH1_ DEFINE	0 EVENTLO G6_CH1_ DB	0 EVENTLO G6_CH1_ POL	0	0	0	0	0	0	0	0 EVI	0 ENTLOG6_	0 CH1_SEL	0 [9:0]	0	0	0	00000000h
R297538 (48A42h)	EVENTLOG6_CH2_ DEFINE	0	0 EVENTLO	0	0	0	0	0	0	0	0 EVI	0 ENTLOG6_	0 CH2_SEL	0 [9:0]	0	0	0	00000000h
R297540 (48A44h)	EVENTLOG6_CH3_ DEFINE	0 EVENTLO G6_CH3_ DB	0 EVENTLO	0	0	0	0	0	0	0	0 EV	0 ENTLOG6_	0 CH3_SEL	0 [9:0]	0	0	0	00000000h
R297542 (48A46h)	EVENTLOG6_CH4_ DEFINE	0	0 EVENTLO	0	0	0	0	0	0	0	0 EVI	0 ENTLOG6_	0 CH4_SEL	0 [9:0]	0	0	0	00000000h
R297544 (48A48h)	EVENTLOG6_CH5_ DEFINE	0 EVENTLO G6_CH5_ DB	0 EVENTLO	0	0	0	0	0	0	0	0 EVI	0 ENTLOG6_	0 CH5_SEL	0 [9:0]	0	0	0	00000000h
R297546 (48A4Ah)	EVENTLOG6_CH6_ DEFINE	0 EVENTLO G6_CH6_ DB	0 EVENTLO	0	0	0	0	0	0	0	0 EVI	0 ENTLOG6_	0 CH6_SEL	0 [9:0]	0	0	0	00000000h
R297548 (48A4Ch)	EVENTLOG6_CH7_ DEFINE	0	0 EVENTLO	0	0	0	0	0	0	0	0 EVI	0 ENTLOG6_	0 CH7_SEL	0 [9:0]	0	0	0	00000000h
R297550 (48A4Eh)	EVENTLOG6_CH8_ DEFINE	0	0 EVENTLO	0	0	0	0	0	0	0	0 EVI	0 ENTLOG6_	0 CH8_SEL	0 [9:0]	0	0	0	00000000h
R297552 (48A50h)	EVENTLOG6_CH9_ DEFINE	0	0 EVENTLO	0	0	0	0	0	0	0	0 EVI	0 ENTLOG6_	0 CH9_SEL	0 [9:0]	0	0	0	00000000h
R297554 (48A52h)	EVENTLOG6_CH10_ DEFINE	0	0 EVENTLO	0	0	0	0	0	0	0	0 EVE	0 ENTLOG6_0	0 CH10_SEL	0 [9:0]	0	0	0	00000000h
R297556 (48A54h)	EVENTLOG6_CH11_ DEFINE	0 EVENTLO G6_CH11_ DB	0 EVENTLO G6_CH11_ POL	0	0	0	0	0	0	0	0 EVE	0 ENTLOG6_0	0 CH11_SEL	0 [9:0]	0	0	0	00000000h
R297558 (48A56h)	EVENTLOG6_CH12_ DEFINE	0 EVENTLO G6_CH12_ DB	0 EVENTLO G6_CH12_ POL	0	0	0	0	0	0	0	0 EVE	0 ENTLOG6_0	0 CH12_SEL	0 [9:0]	0	0	0	00000000h
R297560 (48A58h)	EVENTLOG6_CH13_ DEFINE	0 EVENTLO G6_CH13_ DB	0 EVENTLO G6_CH13_ POL	0	0	0	0	0	0	0	0 EVE	0 ENTLOG6_0	0 CH13_SEL	0 [9:0]	0	0	0	00000000h
R297562 (48A5Ah)	EVENTLOG6_CH14_ DEFINE	0 EVENTLO G6_CH14_ DB	0 EVENTLO G6_CH14_ POL	0	0	0	0	0	0	0	0 EVE	0 ENTLOG6_0	0 CH14_SEL	0 [9:0]	0	0	0	00000000h



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R297564	EVENTLOG6_CH15_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48A5Ch)		G6_CH15_ DB	EVENTLO G6_CH15_ POL	0	0	0	0					ENTLOG6_						
R297566 (48A5Eh)	EVENTLOG6_CH16_ DEFINE	0 EVENTLO G6_CH16_ DB	0 EVENTLO G6_CH16_ POL	0	0	0	0	0	0	0	0 EVI	0 ENTLOG6_	0 CH16_SEL	[9:0]	0	0	0	00000000h
	EVENTLOG6_FIFO0_ READ	0	0	0	0 EVENTLO G6_ FIFO0_ POL	0	0	0	0	0	0 EV	0 'ENTLOG6_	0 FIFO0_ID	0 [9:0]	0	0	0	00000000h
R297602 (48A82h)	EVENTLOG6_FIFO0_ TIME				FOL					FO0_TIME [00000000h
R297604 (48A84h)	EVENTLOG6_FIFO1_ READ	0	0	0	0 EVENTLO G6_ FIFO1_ POL	0	0	0	0	0	0 EV	0 ENTLOG6_	0 FIFO1_ID	0 [9:0]	0	0	0	00000000h
	EVENTLOG6_FIFO1_ TIME						ı			FO1_TIME [FO1_TIME								00000000h
R297608 (48A88h)	EVENTLOG6_FIFO2_ READ	0	0	0	0 EVENTLO G6_ FIFO2_ POL	0	0	0	0	0	0 EV	0 'ENTLOG6_	0 _FIFO2_ID	0 [9:0]	0	0	0	00000000h
R297610 (48A8Ah)	EVENTLOG6_FIFO2_ TIME						I			FO2_TIME [IFO2_TIME								00000000h
R297612 (48A8Ch)	EVENTLOG6_FIFO3_ READ	0	0	0	0 EVENTLO G6_ FIFO3_ POL	0	0	0	0	0	0 EV	0 ENTLOG6_	0 FIFO3_ID	0 [9:0]	0	0	0	00000000h
	EVENTLOG6_FIFO3_ TIME		1				I			FO3_TIME [00000000h
R297616 (48A90h)	EVENTLOG6_FIFO4_ READ	0	0	0	0 EVENTLO G6_ FIFO4_ POL	0	0	0	0	0	0 EV	0 ENTLOG6_	0 FIFO4_ID	[9:0]	0	0	0	00000000h
R297618 (48A92h)	EVENTLOG6_FIFO4_ TIME						<u> </u>			FO4_TIME [IFO4_TIME								00000000h
	EVENTLOG6_FIFO5_ READ	0	0	0	0 EVENTLO G6_ FIFO5_ POL	0	0	0	0	0	0 EV	0 ENTLOG6_	0 FIFO5_ID [0 [9:0]	0	0	0	00000000h
R297622 (48A96h)	EVENTLOG6_FIFO5_ TIME		1				I			FO5_TIME [IFO5_TIME								00000000h
R297624 (48A98h)	EVENTLOG6_FIFO6_ READ	0	0	0	0 EVENTLO G6_ FIFO6_ POL	0	0	0	0	0	0 EV	0 'ENTLOG6_	0 FIFO6_ID [0 [9:0]	0	0	0	00000000h
R297626 (48A9Ah)	EVENTLOG6_FIFO6_ TIME									FO6_TIME [IFO6_TIME								00000000h
	EVENTLOG6_FIFO7_ READ	0	0	0	0 EVENTLO G6_ FIFO7_ POL	0	0	0	0	0	0 EV	0 ENTLOG6_	0 FIFO7_ID	0 [9:0]	0	0	0	00000000h
R297630 (48A9Eh)	EVENTLOG6_FIFO7_ TIME						•			FO7_TIME [IFO7_TIME								00000000h
R297632 (48AA0h)	EVENTLOG6_FIFO8_ READ	0	0	0	0 EVENTLO G6_ FIFO8_ POL	0	0	0	0	0	0 EV	0 ENTLOG6_	0 FIFO8_ID	0 [9:0]	0	0	0	00000000h
R297634 (48AA2h)	EVENTLOG6_FIFO8_ TIME						I			FO8_TIME [IFO8_TIME								00000000h
R297636 (48AA4h)	EVENTLOG6_FIFO9_ READ	0	0	0	0 EVENTLO G6_ FIFO9_ POL	0	0	0	0	0	0	0 ENTLOG6_	0 FIFO9_ID	[9:0]	0	0	0	00000000h
(48AA6h)			1		,		1			FO9_TIME [IFO9_TIME								00000000h
R297640 (48AA8h)	EVENTLOG6_FIFO10_ READ	0	0	0	0 EVENTLO G6_ FIFO10_ POL	0	0	0	0	0	0	0 ENTLOG6_	0 FIFO10_ID	0 [9:0]	0	0	0	00000000h



(48AAAh) TI							10	9	8	7	6	5						
	VENTI 000 FIE044									FO10_TIME								00000000h
(48AACh) RI	VENTLOG6_FIFO11_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
	EAD	0	0	0	EVENTLO G6_ FIFO11_ POL	0	0				EVI	ENTLOG6_	FIFO11_ID	[9:0]				
R297646 E\ (48AAEh) TII	VENTLOG6_FIFO11_ IME									FO11_TIME FO11_TIME								00000000h
	VENTLOG6_FIFO12_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48AB0h) RE	EAD	0	0	0	EVENTLO G6_ FIFO12_ POL	0	0				EV	ENTLOG6_	FIFO12_ID	[9:0]				
	VENTLOG6_FIFO12_ IME									FO12_TIME FO12_TIME								00000000h
R297652 E\	VENTLOG6_FIFO13_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48AB4h) RE	EAD	0	0	0	EVENTLO G6_ FIFO13_ POL	0	0				EV	ENTLOG6_	FIFO13_ID	[9:0]				
	VENTLOG6_FIFO13_ IME				•	•	•			FO13_TIME								00000000h
. ,	VENTLOG6_FIFO14_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48AB8h) RE	EAD	0	0	0	EVENTLO G6_ FIFO14_ POL	0	0				EVI	NTLOG6_	FIFO14_ID	[9:0]		•	•	
	VENTLOG6_FIFO14_ IME				•	•	•			O14_TIME FO14_TIME								00000000h
R297660 E\	VENTLOG6_FIFO15_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48ABCh) RE	EAD	0	0	0	EVENTLO G6_ FIFO15_ POL	0	0				EV	ENTLOG6_	FIFO15_ID	[9:0]				
R297662 E\ (48ABEh) TII	VENTLOG6_FIFO15_ IME									FO15_TIME FO15_TIME	•							00000000h
R297988 E\	VENTLOG7_TIMER_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48C04h)R2SE 97984 (48C00h)		0	0	0	0	0	0	0	0	0	0	0	0	0	0	EVENT TIMER_	LOG7_ SEL [1:0]	
R297996 E\ (48C0Ch) C(VENTLOG7_FIFO_ ONTROL1	0	0	0	0	0	0	0	0	0	0	0	0	0 EVEI	0 NTLOG7 FII	0 FO WMAR	0 K [3:0]	00000001h
, ,	VENTLOG7_FIFO_	0	0	0	0	0	0	0	0	0	0	0	0	0		EVENTLO G7	EVENTLO G7 NOT	00000000h
(4000211)	OIIVIEN	0	0	0	0	EVE	NTLOG7_F	IFO_WPTR	[3:0]	0	0	0	0	EVE	ENTLOG7_F	WMARK_ STS IFO_RPTR	EMPTY [3:0]	
R298016 EV (48C20h) EN	VENTLOG7_CH_	0	0 EVENTLO	0	0	0	0	0	0	0	0	0	0	0 EVENTI 0	0	0	0	00000000h
(1002011)		G7_CH16_ ENA	G7_CH15_ ENA	G7_CH14_ ENA	G7_CH13_ ENA	G7_CH12_ ENA	G7_CH11_ ENA	G7_CH10_ ENA	G7_CH9_ ENA	G7_CH8_ ENA	G7_CH7_ ENA	G7_CH6_ ENA	G7_CH5_ ENA	G7_CH4_ ENA	G7_CH3_ ENA	G7_CH2_ ENA	G7_CH1_ ENA	
	VENTLOG7_CH1_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48C40h) DE		EVENTLO G7_CH1_ DB	EVENTLO G7_CH1_ POL	0	0	0	0				EV	ENTLOG7_	CH1_SEL [[9:0]				
	VENTLOG7_CH2_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48C42h) DE	EFINE	EVENTLO G7_CH2_ DB	EVENTLO G7_CH2_ POL	0	0	0	0				EV	ENTLOG7_	CH2_SEL [[9:0]				
R298052 E\	VENTLOG7_CH3_ EFINE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48C44h) DE	EFINE	EVENTLO G7_CH3_ DB	EVENTLO G7_CH3_ POL	0	0	0	0			•	EV	ENTLOG7_	CH3_SEL [[9:0]	•			
	VENTLOG7_CH4_ EFINE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(4004011)	EFINE	G7_CH4_ DB	EVENTLO G7_CH4_ POL	0	0	0	0				EV	ENILOG7_	CH4_SEL [[9:0]				
	VENTLOG7_CH5_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48C48h) DE	EFINE	EVENTLO G7_CH5_ DB	EVENTLO G7_CH5_ POL	0	0	0	0				EV	ENTLOG7_	CH5_SEL [[9:0]				
	VENTLOG7_CH6_ EFINE	0 EVENTI O	0 EVENTLO	0	0	0	0	0	0	0	0 FV	0 ENTLOG7	0 CH6 SEL[0	0	0	0	00000000h
		G7_CH6_ DB	G7_CH6_ POL	J							LV	,,,	-01 10_OLL	[0.0]				
R298060 E\	VENTLOG7_CH7_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48C4Ch) DE		G7_CH7_ DB	EVENTLO G7_CH7_ POL	0	0	0	0					_	CH7_SEL [
	VENTLOG7_CH8_ EFINE	0 EVENTI O	0 EVENTLO	0	0	0	0	0	0	0	0 FV	0 ENTLOG7	0 CH8 SEL[0	0	0	0	00000000h
1 ' ' ' '		G7_CH8_ DB	G7_CH8_ POL	Ü							LV	2007_	<u>o</u> _u_	~1				



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R298064	EVENTLOG7_CH9_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48C50h)		G7_CH9_ DB	POL	0	0	0	0					'ENTLOG7_						
R298066 (48C52h)	EVENTLOG7_CH10_ DEFINE	0 EVENTLO G7_CH10_ DB	0 EVENTLO G7_CH10_ POL	0	0	0	0	0	0	0	EV	0 ENTLOG7_	0 CH10_SEL	[9:0]	0	0	0	00000000h
R298068 (48C54h)	EVENTLOG7_CH11_ DEFINE	0 EVENTLO G7 CH11	0 EVENTLO G7 CH11	0	0	0	0	0	0	0	0 EV	0 ENTLOG7_	0 CH11_SEL	0 [9:0]	0	0	0	00000000h
R298070 (48C56h)	EVENTLOG7_CH12_ DEFINE	0 EVENTLO	POL 0 EVENTLO	0	0	0	0	0	0	0	0 EV	0 ENTLOG7_	0 CH12_SEL	0 [9:0]	0	0	0	00000000h
R298072 (48C58h)	EVENTLOG7_CH13_ DEFINE	0	G7_CH12_ POL 0 EVENTLO	0	0	0	0	0	0	0	0	0 ENTLOG7	0	0	0	0	0	00000000h
R298074	EVENTLOG7_CH14_	G7_CH13_ DB	G7_CH13_ POL 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48C5Ah)		EVENTLO G7_CH14_ DB 0	EVENTLO G7_CH14_ POL 0	0	0	0	0	0	0		EV I 0	ENTLOG7_	_		0	I 0		0000000
R298076 (48C5Ch)	EVENTLOG7_CH15_ DEFINE	EVENTLO	EVENTLO G7_CH15_ POL	0	0	0	0	U	U	0		0 ENTLOG7_	0 CH15_SEL	0 [9:0]	U	U	0	00000000h
R298078 (48C5Eh)	EVENTLOG7_CH16_ DEFINE	0 EVENTLO G7_CH16_ DB	0 EVENTLO G7_CH16_ POL	0	0	0	0	0	0	0	0 EV	0 ENTLOG7_	0 CH16_SEL	0 [9:0]	0	0	0	00000000h
	EVENTLOG7_FIFO0_ READ	0	0 0	0	0 EVENTLO G7_ FIFO0_ POL	0	0	0	0	0	0 E\	0 'ENTLOG7_	0 FIFO0_ID	9:0]	0	0	0	00000000h
R298114 (48C82h)	EVENTLOG7_FIFO0_ TIME				FOL					IFO0_TIME								00000000h
R298116 (48C84h)	EVENTLOG7_FIFO1_ READ	0	0	0	0 EVENTLO G7_ FIFO1_ POL	0	0	0	0	0	0 E\	0 'ENTLOG7_	0 FIFO1_ID	9:0]	0	0	0	00000000h
(48C86h)	EVENTLOG7_FIFO1_ TIME				. 02					IFO1_TIME IFO1_TIME								00000000h
R298120 (48C88h)	EVENTLOG7_FIFO2_ READ	0	0	0	0 EVENTLO G7_ FIFO2_ POL	0	0	0	0	0	0 E\	0 ENTLOG7_	0 FIFO2_ID	9:0]	0	0	0	00000000h
(48C8Ah)	EVENTLOG7_FIFO2_ TIME						I			IFO2_TIME IFO2_TIME								00000000h
R298124 (48C8Ch)	EVENTLOG7_FIFO3_ READ	0	0	0	0 EVENTLO G7_ FIFO3_ POL	0	0	0	0	0	0 E\	0 'ENTLOG7_	0 FIFO3_ID	9:0]	0	0	0	00000000h
(48C8Eh)							I		_	IFO3_TIME IFO3_TIME								00000000h
R298128 (48C90h)	EVENTLOG7_FIFO4_ READ	0	0	0	0 EVENTLO G7_ FIFO4_ POL	0	0	0	0	0	0 E\	0 'ENTLOG7_	0 FIFO4_ID	9:0]	0	0	0	00000000h
	EVENTLOG7_FIFO4_ TIME									IFO4_TIME IFO4_TIME								00000000h
R298132 (48C94h)	EVENTLOG7_FIFO5_ READ	0	0	0	0 EVENTLO G7_ FIFO5_ POL	0	0	0	0	0	0 E\	0 'ENTLOG7_	0 FIFO5_ID [9:0]	0	0	0	00000000h
(48C96h)	EVENTLOG7_FIFO5_ TIME									IFO5_TIME IFO5_TIME								00000000h
R298136 (48C98h)	EVENTLOG7_FIFO6_ READ	0	0	0	0 EVENTLO G7_ FIFO6_ POL	0	0	0	0	0	0 E\	0 'ENTLOG7_	0 FIFO6_ID	9:0]	0	0	0	00000000h
R298138 (48C9Ah)	EVENTLOG7_FIFO6_ TIME		1		,		1			IFO6_TIME								00000000h



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R298140 (48C9Ch)	EVENTLOG7_FIFO7_ READ	0	0	0	0 EVENTLO	0	0	0	0	0	0	0 ENTLOG7	0	0	0	0	0	00000000h
(1000011)				0	G7_ FIFO7_ POL	U					EV	ENTLOGI_	.FIFO/_ID	9.0]				
R298142 (48C9Eh)	EVENTLOG7_FIFO7_ TIME								ITLOG7_FII NTLOG7_FI									00000000h
R298144 (48CA0h)	EVENTLOG7_FIFO8_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(400/1011)	KLAD	0	0	0	EVENTLO G7_ FIFO8_ POL	0	0				EV	ENTLOG7_	FIFO8_ID	9:0]				
R298146 (48CA2h)	EVENTLOG7_FIFO8_ TIME								ITLOG7_FII NTLOG7_FI									00000000h
	EVENTLOG7_FIFO9_ READ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
,		0	0	0	EVENTLO G7_ FIFO9_ POL	0	0					ENTLOG7_	FIFO9_ID	9:0]				
R298150 (48CA6h)	EVENTLOG7_FIFO9_ TIME								ITLOG7_FII NTLOG7_FI									00000000h
R298152	EVENTLOG7_FIFO10_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48CA8h)	READ	0	0	0	EVENTLO G7_ FIFO10_ POL	0	0				EV	ENTLOG7_	FIFO10_ID	[9:0]				
R298154 (48CAAh)	EVENTLOG7_FIFO10_ TIME								TLOG7_FIF ITLOG7_FIF									00000000h
R298156 (48CACh)	EVENTLOG7_FIFO11_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
,		0	0	0	EVENTLO G7_ FIFO11_ POL	0	0					ENTLOG7_	FIFO11_ID	[9:0]				
R298158 (48CAEh)	EVENTLOG7_FIFO11_ TIME								TLOG7_FIF ITLOG7_FII									00000000h
R298160 (48CB0h)	EVENTLOG7_FIFO12_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(4000011)	READ	0	0	0	EVENTLO G7_ FIFO12_ POL	0	0				EVI	ENTLOG7_	FIFO12_ID	[9:0]				
R298162 (48CB2h)	EVENTLOG7_FIFO12_ TIME								TLOG7_FIF ITLOG7_FIF									00000000h
R298164 (48CB4h)	EVENTLOG7_FIFO13_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(4000411)	READ	0	0	0	EVENTLO G7_ FIFO13_ POL	0	0				EVI	ENTLOG7_	FIFO13_ID	[9:0]				
R298166 (48CB6h)	EVENTLOG7_FIFO13_ TIME								TLOG7_FIF ITLOG7_FII									00000000h
R298168 (48CB8h)	EVENTLOG7_FIFO14_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
,		0	0	0	EVENTLO G7_ FIFO14_ POL	0	0					ENTLOG7_	FIFO14_ID	[9:0]				
R298170 (48CBAh)	EVENTLOG7_FIFO14_ TIME								TLOG7_FIF ITLOG7_FII									00000000h
R298172	EVENTLOG7_FIFO15_ READ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(40CBCII)	READ	0	0	0	EVENTLO G7_ FIFO15_ POL	0	0				EVE	ENTLOG7_	FIFO15_ID	[9:0]				
R298174 (48CBEh)	EVENTLOG7_FIFO15_ TIME								TLOG7_FIF ITLOG7_FIF									00000000h
	EVENTLOG8_TIMER_ SEL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48E04h)R2 98496 (48E00h)	SEL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	EVENT TIMER_	SEL [1:0]	
R298508 (48F0Ch)	EVENTLOG8_FIFO_ CONTROL1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 FO_WMAR	N 13·U1	00000001h
R298510	EVENTLOG8 FIFO	0	0	0	0	0	0	0	0	0	0	0	0	0	EVENTLO	EVENTLO	EVENTLO	00000000h
(48E0Eh)	POINTER1	0	0	0	0	EVE	NTLOG8 F	IFO WPTF	R [3:0]	0	0	0	0	EVE	G8_FULL NTLOG8 F	G8_ WMARK_ STS FIFO RPTR		
R298528	EVENTLOG8_CH_ ENABLE1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
		ENA	EVENTLO G8_CH15_ ENA	ENA	ENA	ENA	ENA	ENA	ENA	ENA	ENA	ENA	ENA	ENA	ENA	ENA	ENA	
R298560 (48E40h)	EVENTLOG8_CH1_ DEFINE	0 EVENTLO	0 EVENTLO	0	0	0	0	0	0	0	0 EV	0 ENTLOG8	0 CH1 SEL	9:01	0	0	0	00000000h
, ,		G8_CH1_ DB	G8_CH1_ POL		_	-								,				



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R298562 (48E42h)	EVENTLOG8_CH2_ DEFINE	0 EVENTLO	0 EVENTLO	0	0	0	0	0	0	0	0 EV	0 ENTLOG8	O CH2 SELI	0	0	0	0	00000000h
(102.12.1)		G8_CH2_ DB	G8_CH2_ POL	U	0	Ü	0				LV	LIVILOGO_	OHZ_OLL	[5.0]				
R298564 (48E44h)	EVENTLOG8_CH3_ DEFINE	0 EVENTLO	0 EVENTLO	0	0	0	0	0	0	0	0 FV	0 ENTLOG8	0 CH3 SELI	0	0	0	0	00000000h
,		G8_CH3_ DB	G8_CH3_ POL	Ü	Ů	Ü							0110_022	[0.0]				
R298566 (48E46h)	EVENTLOG8_CH4_ DEFINE	0 EVENTLO	0 EVENTLO	0	0	0	0	0	0	0	0 FV	0 ENTLOG8	0 CH4 SELI	0	0	0	0	00000000h
		G8_CH4_ DB	G8_CH4_ POL			,	_							,,				
R298568 (48E48h)	EVENTLOG8_CH5_ DEFINE	0 EVENTLO	0 EVENTLO	0	0	0	0	0	0	0	0 EV	0 ENTLOG8	0 CH5 SEL	9:01	0	0	0	00000000h
		G8_CH5_ DB	G8_CH5_ POL				-							,				
R298570 (48E4Ah)	EVENTLOG8_CH6_ DEFINE		0 EVENTLO	0	0	0	0	0	0	0	0 EV	0 ENTLOG8	0 CH6_SEL	0 [9:0]	0	0	0	00000000h
		DB	G8_CH6_ POL															
R298572 (48E4Ch)	EVENTLOG8_CH7_ DEFINE	0 EVENTLO	0 EVENTLO	0	0	0	0	0	0	0	0 EV	0 ENTLOG8_	0 CH7_SEL	0 [9:0]	0	0	0	00000000h
		DB	G8_CH7_ POL											_			1	
R298574 (48E4Eh)	EVENTLOG8_CH8_ DEFINE	0 EVENTLO	0 EVENTLO	0	0	0	0	0	0	0	0 EV	0 ENTLOG8_	0 CH8_SEL	0 [9:0]	0	0	0	00000000h
		DB _	G8_CH8_ POL															
R298576 (48E50h)	EVENTLOG8_CH9_ DEFINE	0 EVENTLO	0 EVENTLO	0	0	0	0	0	0	0	0 EV	0 ENTLOG8_	0 CH9_SEL	0 [9:0]	0	0	0	00000000h
5000550	EVENT OO OU	DB	G8_CH9_ POL							1 0				1 0				2222222
R298578 (48E52h)	EVENTLOG8_CH10_ DEFINE	0 EVENTLO	0 EVENTLO	0	0	0	0	0	0	0	0 EVE	0 ENTLOG8_0	0 CH10_SEL	0 [9:0]	0	0	0	00000000h
D200500	EVENTI OCO, CUM	DB 0	G8_CH10_ POL 0	^	0	•	0	0		Ι ο			1 0	Ι ο	T 0		0	00000000
R298580 (48E54h)	EVENTLOG8_CH11_ DEFINE	EVENTLO	EVENTLO	0	0	0	0	0	0	0	0 EVE	0 ENTLOG8_0	0 CH11_SEL	[9:0]	U	0	0	00000000h
D000500	EVENTI OCO CUAO	DB 0	G8_CH11_ POL 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000
(48E56h)	EVENTLOG8_CH12_ DEFINE	EVENTLO	EVENTLO G8 CH12	0	0	0	0	0	U	U		NTLOG8_0			U	U	U	00000000h
D209594	EVENTI OCS CH13	DB 0	POL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48E58h)	EVENTLOG8_CH13_ DEFINE		EVENTLO G8_CH13_	0	0	0	0	0		U		NTLOG8_0			·	v	V	0000000011
R298586	EVENTLOG8_CH14_	DB 0	POL 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48E5Ah)	DEFINE DEFINE	EVENTLO	EVENTLO G8_CH14	0	0	0	0					NTLOG8_0						0000000011
R298588	EVENTLOG8_CH15_	DB 0	POL 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48E5Ch)	DEFINE	G8 CH15	EVENTLO G8_CH15	0	0	0	0		I	1	EVE	NTLOG8_0	CH15_SEL	[9:0]				
R298590	EVENTLOG8_CH16_	DB 0	POL 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48E5Eh)	DEFINE	EVENTLO G8_CH16	EVENTLO G8_CH16_ POL	0	0	0	0		1		EVE	NTLOG8_0	CH16_SEL	[9:0]				
R298624	EVENTLOG8_FIFO0_	DB 0	POL 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48E80h)	READ	0	0	0	EVENTLO G8_ FIFO0_	0	0			•	EV	ENTLOG8_	FIFO0_ID	9:0]	-			
Doonooo	EVENTI OOO EIFOO				POL_			E)/E)	TI 000 FI	FOO TIME	204-401							00000000
(48E82h)	EVENTLOG8_FIFO0_ TIME									FO0_TIME IFO0_TIME								00000000h
R298628 (48E84h)	EVENTLOG8_FIFO1_ READ	0	0	0	0 EVENTLO	0	0	0	0	0	0 EV	0 ENTLOG8	0 FIFO1 ID I	9:0]	0	0	0	00000000h
					G8_ FIFO1_ POL							_		•				
R298630	EVENTLOG8_FIFO1_ TIME				FUL					FO1_TIME								00000000h
	EVENTLOG8_FIFO2_ READ	0	0	0	0	0	0	EVEI 0	NTLOG8_F	IFO1_TIME 0	[15:0] 0	0	0	0	0	0	0	00000000h
(48E88h)	READ	0	0	0	EVENTLO G8_	0	0			•	EV	ENTLOG8_	FIFO2_ID	9:0]	•		-	
Doors	EVENTI OCC STOR				FIFO2_ POL				TI CO:	F00 =:	20.4.4.22							0000000
(48E8Ah)										FO2_TIME IFO2_TIME								00000000h
R298636 (48E8Ch)	EVENTLOG8_FIFO3_ READ	0	0	0	0 EVENTLO	0	0	0	0	0	0 EV	0 ENTLOG8	0 FIFO3 ID I	9:0]	0	0	0	00000000h
				-	G8_ FIFO3									1				
	1				POL_													



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
	EVENTLOG8_FIFO3_ TIME								NTLOG8_FI NTLOG8 F									00000000h
R298640	EVENTLOG8 FIFO4	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	00000000h
(48E90h)	READ	0	0	0	EVENTLO G8_ FIFO4_ POL	0	0		ı	l	E	VENTLOG8	FIFO4_ID	[9:0]				
	EVENTLOG8_FIFO4_ TIME								NTLOG8_FI									00000000h
R298644	EVENTLOG8 FIFO5	0	0	0	0	0	0	0	NTLOG8_F	0	0	0	0	0	0	0	0	00000000h
(48E94h)	READ	0	0	0	EVENTLO G8_ FIFO5_ POL	0	0		•	•	E	VENTLOG8	FIFO5_ID	[9:0]		•	•	
	EVENTLOG8_FIFO5_ TIME								NTLOG8_FI									00000000h
R298648	EVENTLOG8_FIFO6_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48E98h)	READ	0	0	0	EVENTLO G8_ FIFO6_ POL	0	0					VENTLOG8	_FIFO6_ID	[9:0]				
R298650 (48E9Ah)	EVENTLOG8_FIFO6_ TIME								NTLOG8_FI NTLOG8 F									00000000h
	EVENTLOG8_FIFO7_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48E9Ch)		0	0	0	EVENTLO G8_ FIFO7_ POL	0	0					VENTLOG8	FIFO7_ID	[9:0]			•	
	EVENTLOG8_FIFO7_ TIME								NTLOG8_FI NTLOG8 F									00000000h
R298656	EVENTLOG8_FIFO8_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48EA0h)		0	0	0	EVENTLO G8_ FIFO8_ POL	0	0					VENTLOG8	_FIFO8_ID	[9:0]				
R298658 (48EA2h)	EVENTLOG8_FIFO8_ TIME								NTLOG8_FI NTLOG8 F									00000000h
R298660	EVENTLOG8_FIFO9_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48EA4h)	READ	0	0	0	EVENTLO G8_ FIFO9_ POL	0	0					VENTLOG8	_FIFO9_ID	[9:0]				
	EVENTLOG8_FIFO9_ TIME								NTLOG8_FI NTLOG8 F									00000000h
R298664	EVENTLOG8_FIFO10_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
,	READ	0	0	0	EVENTLO G8_ FIFO10_ POL	0	0					/ENTLOG8_	FIFO10_ID	[9:0]				
R298666 (48EAAh)	EVENTLOG8_FIFO10_ TIME								TLOG8_FIF									00000000h
R298668	EVENTLOG8_FIFO11_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48EACh)		0	0	0	EVENTLO G8_ FIFO11_ POL	0	0					VENTLOG8_	FIFO11_ID	[9:0]				
R298670 (48EAEh)	EVENTLOG8_FIFO11_ TIME								ITLOG8_FIF NTLOG8_FI									00000000h
R298672	EVENTLOG8_FIFO12_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48EB0h)	READ	0	0	0	EVENTLO G8_ FIFO12_ POL	0	0				E/	/ENTLOG8_	FIFO12_ID	[9:0]				
R298674 (48EB2h)	EVENTLOG8_FIFO12_ TIME								TLOG8_FIF									00000000h
R298676	EVENTLOG8 FIFO13	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48EB4h)		0	0	0	EVENTLO G8_ FIFO13_ POL	0	0					/ENTLOG8_	FIFO13_ID	[9:0]				
R298678 (48EB6h)	EVENTLOG8_FIFO13_ TIME			·					TLOG8_FIF									00000000h
R298680	EVENTLOG8_FIFO14_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48EB8h)		0	0	0	EVENTLO G8_ FIFO14_ POL	0	0				E,	/ENTLOG8_	FIFO14_ID	[9:0]				
R298682 (48EBAh)	EVENTLOG8_FIFO14_ TIME								TLOG8_FIF			_		_		_		00000000h
R298684	EVENTLOG8_FIFO15_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(48EBCh)	READ — —	0	0	0	EVENTLO G8_ FIFO15_ POL	0	0				E/	/ENTLOG8_	FIFO15_ID	[9:0]				



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R298686 (48EBEh)	EVENTLOG8_FIFO15_ TIME			ı			I		LOG8_FIF			1	ı				I.	00000000h
R311296 (4C000h)	Timer1_Control	0	0	0	0	0	0	0	0	0	0	TIMER1_ CONTINŪ OUS	TIMER1_ DIR	0	TIMER	1_PRESC/	ALE [2:0]	00000000h
		0	TIMER1	_REFCLK_	DIV [2:0]	0	TIMER1_	REFCLK_F [2:0]	REQ_SEL	0	0	0	0	TII	MER1_REF	CLK_SRC	[3:0]	
R311298 (4C002h)	Timer1_Count_Preset							TIM	ER1_MAX_		•		l	ı				00000000h
R311302	Timer1_Start_and_Stop	0	0	0	0	0	0	0	IER1_MAX_ 0	0	0	0	0	0	0	0	0	00000000h
(4C006h)		0	0	0	0	0	0	0	0	0	0	0	TIMER1_ STOP	0	0	0	TIMER1_ START	
R311304 (4C008h)	Timer1_Status	0	0	0	0	0	0	0	0	0	0	0	0	0	3		00000000h	
, ,									•								RUNNING _STS	
R311306 (4C00Ah)	Timer1_Count_ Readback								ER1_CUR_ IER1_CUR									00000000h
R311308 (4C00Ch)	Timer1_DSP_Clock_ Config	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
R311310	Timer1_DSP_Clock_	0	0	0	0	0	0	0	1_DSPCLK 0	0	0	0	0	0	0	0	0	00000000h
(4C00Eh) R311424	Status Timer2 Control	0	0	0	0	0	0	TIMER 0	I_DSPCLK 0	FREQ_ST	S [15:0] 0	TIMER2	TIMER2	0	TIMER	2 PRESC/	ALE [2:0]	00000000h
(4C080h)		·										CONTINŪ OUS	DIR -					
		0	TIMER2	REFCLK_	DIV [2:0]	0	TIMER2_	REFCLK_F [2:0]	REQ_SEL	0	0	0	0	TII	MER2_REF			
R311426 (4C082h)	Timer2_Count_Preset								ER2_MAX_ IER2_MAX									00000000h
R311430 (4C086h)	Timer2_Start_and_Stop	0	0	0	0	0	0	0	0	0	0	0	0 TIMER2	0				00000000h
, ,	Time and Ottobur												STOP_				START	00000000
R311432 (4C088h)	Timer2_Status	0	0	0	0	0	0	0	0	0	0	0	0	0			TIMER2_ RUNNING	00000000h
R311434 (4C08Ah)	Timer2_Count_ Readback		<u> </u>				l		ER2_CUR_								_0.0	00000000h
R311436	Timer2_DSP_Clock_	0	0	0	0	0	0	0	IER2_CUR_ 0	0	0	0	0	0	0	0	0	00000000h
(4C08Ch) R311438	Config Timer2 DSP Clock	0	0	0	0	0	0	TIMER:	2_DSPCLK 0	_FREQ_SE	L [15:0] 0	0	0	0	0	0	0	00000000h
(4C08Eh)	Status	0	0	0	0	0	0	TIMER:	2_DSPCLK 0	_FREQ_ST	S [15:0]	TIMER3	TIMER3	I 0	TIMED	2 DDESC	VI E [3:0]	
R311552 (4C100h)	Timer3_Control	0		REFCLK		0		REFCLK F	_	0	0	CONTINU OUS	DIR 0					00000000h
R311554	Timer3_Count_Preset		TIMETO	_neroen_	DIV [2.0]	Ů	THVILITO_	[2:0]	ER3 MAX	-			Ů		VILITO_TTEI	0211_0110	[0.0]	00000000h
(4C102h)								TIM	ER3_MAX	COUNT [1	5:0]	1					1 .	
R311558 (4C106h)	Timer3_Start_and_Stop	0	0	0	0	0	0	0	0	0	0	0	0 TIMER3_	0			TIMER3_	00000000h
R311560	Timer3 Status	0	0	0	0	0	0	0	0	0	0	0	STOP 0	0	0	0		00000000h
(4C108h)		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	RUNNING	
R311562	Timer3_Count_								ER3_CUR_								_818	00000000h
(4C10Ah) R311564	Readback Timer3 DSP Clock	0	0	0	0	0	0	TIN 0	ER3_CUR_ 0	_COUNT [1	5:0]	0	0	0	0	0	0	00000000h
(4C10Ch)	Config	0	0	I 0	0	0	0	TIMER 0	B_DSPCLK 0	_FREQ_SE	L [15:0]	1 0	0	I 0	1 0		1	
R311566 (4C10Eh)	Timer3_DSP_Clock_ Status		U	0	U	U	U		DSPCLK	_	_			U	L			00000000h
R311680 (4C180h)	Timer4_Control	0	0	0	0	0	0	0	0	0	0	TIMER4_ CONTINU OUS	TIMER4_ DIR	0	TIMER	4_PRESC/	ALE [2:0]	00000000h
		0	TIMER4	_REFCLK_	DIV [2:0]	0	TIMER4_	REFCLK_F [2:0]	REQ_SEL	0	0	0	0	TII	MER4_REF	CLK_SRC	[3:0]	
R311682	Timer4_Count_Preset		<u> </u>				l	TIM	ER4_MAX_		•							00000000h
(4C182h) R311686	Timer4_Start_and_Stop	0	0	0	0	0	0	0	IER4_MAX_ 0	_COUNT [1	5:0]	0	0	0	00000000h			
(4C186h)		0	0	0	0	0	0	0	0	0	0	0	TIMER4_ STOP	0	0	0		
R311688 (4C188h)	Timer4_Status	0	0	0	0	0	0	0	0	0	0	0	0	0				00000000h
		v							Ū								RUNNING	
R311690 (4C18Ah)	Timer4_Count_ Readback		•	•					ER4_CUR_ IER4_CUR			•	•	•		•		00000000h
R311692	Timer4_DSP_Clock_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(4C18Ch)	Contig							TIMER	1_DSPCLK	_FREQ_SE	L [15:0]							



Register	Name	31 15	30 14	29 13	28	27 11	26 10	25 9	24 8	23 7	22	21 5	20 4	19	18 2	17 1	16 0	Default
R311694	Timer4_DSP_Clock_	0	0	0	12	0	0	0	0	0	6	0	0	3	0	0	0	00000000h
(4C18Eh) R311808	Status Timer5_Control	0	0	0	0	0	0	TIMER:	4_DSPCLK 0	_FREQ_ST	S [15:0] 0	TIMER5_	TIMER5_	0	TIMER	5_PRESCA	ALE [2:0]	00000000h
(4C200h)												CONTINŪ OUS	DIR -					
		0	TIMER5	_REFCLK_	DIV [2:0]	0	TIMER5_	REFCLK_F [2:0]		0	0	0	0	TIM	MER5_REF	CLK_SRC	[3:0]	
R311810 (4C202h)	Timer5_Count_Preset								ER5_MAX_ IER5_MAX		•							00000000h
R311814 (4C206h)	Timer5_Start_and_Stop	0	0	0	0	0	0	0	0	0	0	0	0 TIMER5	0	0	0	0 TIMER5	00000000h
R311816	Timer5_Status	0	0	0	0	0	0	0	0	0	0	0	STOP	0	0	0	START 0	00000000h
(4C208h)	Timero_otatus	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	TIMER5_ RUNNING	
R311818	Timer5 Count							TIM	ER5 CUR	COUNT (3:	1:16]						_STS	00000000h
(4C20Ah)	Readback							TIM	IER5_CUR	COUNT [1	5:0]							
R311820 (4C20Ch)	Timer5_DSP_Clock_ Config	0	0	0	0	0	0	0 TIMER	0 5_DSPCLK	0 _FREQ_SE	0 L [15:0]	0	0	0	0	0	0	00000000h
R311822 (4C20Eh)	Timer5_DSP_Clock_ Status	0	0	0	0	0	0	0 TIMER	0 5 DSPCLK	0 FREQ ST	0 S [15:0]	0	0	0	0	0	0	00000000h
R311936 (4C280h)	Timer6_Control	0	0	0	0	0	0	0	0	0	0	TIMER6_ CONTINŪ	TIMER6_ DIR	0	TIMER	6_PRESCA	ALE [2:0]	00000000h
(4020011)		0	TIMER6	REFCLK	DIV [2:0]	0	TIMER6	REFCLK F	REQ SEL	0	0	OUS 0	0	TIN	MER6 REF	CLK SRC	[3:0]	
R311938	Timer6 Count Preset						_	[2:0]	ER6 MAX	COUNT [3	1:16]							00000000h
(4C282h) R311942		0	٥	٥	0	٥	٥		IER6_MAX	_COUNT [1		1 0	0	١ ٥	1 0		1 0	00000000
(4C286h)	Timer6_Start_and_Stop	0	0	0	0	0	0	0	0	0	0	0	TIMER6_ STOP	0	0	0	0 TIMER6_ START	00000000h
R311944	Timer6_Status	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(4C288h)		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	TIMER6_ RUNNING STS	
R311946	Timer6_Count_								ER6_CUR_								_010	00000000h
(4C28Ah) R311948	Readback Timer6_DSP_Clock_	0	0	0	0	0	0	0	IER6_CUR_ 0	_COUNT [1	0	0	0	0	0	0	0	00000000h
(4C28Ch) R311950	Config Timer6 DSP Clock	0	0	0	0	0	0	TIMER 0	6_DSPCLK 0	_FREQ_SE	L [15:0] 0	0	0	0	0	0	0	00000000h
(4C28Eh)	Status		l		l	l	l	TIMER:	5_DSPCLK 0					l			Į.	
R312064 (4C300h)	Timer7_Control	0	0	0	0	0	0	U	U	0	0	TIMER7_ CONTINU OUS	TIMER7_ DIR	0	TIMER	7_PRESCA	ALE [2:0]	00000000h
		0	TIMER7	_REFCLK_	DIV [2:0]	0	TIMER7_	REFCLK_F [2:0]	REQ_SEL	0	0	0	0	TIM	MER7_REF	CLK_SRC	[3:0]	
R312066 (4C302h)	Timer7_Count_Preset		I			I	I		ER7_MAX_ IER7_MAX			1	I	ı				00000000h
R312070	Timer7_Start_and_Stop	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(4C306h)		0	0	0	0	0	0	0	0	0	0	0	TIMER7_ STOP	0	0	0	TIMER7_ START	
(4C308h)	Timer7_Status	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 TIMER7_	00000000h
D040074	Time and Count							TIM	ER7 CUR	COLINIT IO	1.161						RUNNING _STS	
R312074 (4C30Ah)	Timer7_Count_ Readback								IER7_CUR_									00000000h
R312076 (4C30Ch)	Timer7_DSP_Clock_ Config	0	0	0	0	0	0	0 TIMER	0 7 DSPCLK	0 FREQ SE	0 L [15:0]	0	0	0	0	0	0	00000000h
R312078 (4C30Eh)	Timer7_DSP_Clock_ Status	0	0	0	0	0	0	0	0 7 DSPCLK	0	0	0	0	0	0	0	0	00000000h
R312192	Timer8_Control	0	0	0	0	0	0	0	0 0	_FREQ_51	0	TIMER8_ CONTINU	TIMER8_ DIR	0	TIMER	8_PRESCA	ALE [2:0]	00000000h
(4C380h)		0	TIMEDS	REFCLK	DIV [3:0]	0	TIMED8	REFCLK F	PEO SEI	0	0	OUS	0	TIN	MER8 REF	CIK SBC	[3·N]	
R312194	Timer8 Count Preset		TIVILINO	_NEI OEN_	DIV [2.0]	U	TIIVILIXO_	[2:0]	ER8 MAX		_	0	Ů	111	WILINO_INLI	OLN_SING	[0.0]	00000000h
(4C382h)								TIM	IER8_MAX		15:0]							
R312198 (4C386h)	Timer8_Start_and_Stop	0	0	0	0	0	0	0	0	0	0	0	0 TIMER8_	0	0	0	0 TIMER8_	00000000h
R312200	Timer8_Status	0	0	0	0	0	0	0	0	0	0	0	STOP 0	0	0	0	START 0	00000000h
(4C388h)		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	TIMER8_ RUNNING	
R312202	Timer8_Count_							TIM	ER8_CUR_	COUNT [3	1:16]						_STS	00000000h
	Readback Timer8 DSP Clock	0	0	0	0	0	0	TIM 0	IER8_CUR_	_COUNT [1	5:0]	0	0	0	0	0	0	00000000h
	Config	,	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>		B_DSPCLK				<u> </u>	<u> </u>				3000000011



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R312206 (4C38Eh)	Timer8_DSP_Clock_ Status	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
R315392	DSPGP_Status_1		DSPGP31	DSPGP30				DSPGP26		DSPGP24	DSPGP23	DSPGP22		DSPGP20				00000000h
(4D000h)		_STS DSPGP16		_STS DSPGP14	_STS DSPGP13	_STS DSPGP12	_STS DSPGP11	_STS DSPGP10	_STS DSPGP9_	_STS DSPGP8_	_STS DSPGP7_	_STS DSPGP6_	_STS DSPGP5_	_STS DSPGP4_	_STS DSPGP3_	_STS DSPGP2_	_STS DSPGP1_	
R315394	DSPGP_Status_2	_STS 0	STS 0	STS 0	STS 0	STS 0	STS 0	STS 0	STS 0	STS 0	STS 0	00000000h						
(4D002h)		0	0	0	0	0	0	0	0	0	0	DSPGP38 _STS	DSPGP37 _STS	DSPGP36 _STS	DSPGP35 _STS	DSPGP34 _STS	DSPGP33 _STS	
R315424 (4D020h)	DSPGP_SET1_Mask_1	DSPGP32 _SET1_	SET1	DSPGP30 _SET1_	DSPGP29 _SET1_	DSPGP28 _SET1_	DSPGP27 _SET1_	DSPGP26 _SET1_	DSPGP25 _SET1_	DSPGP24 _SET1_	DSPGP23 _SET1_	DSPGP22 _SET1_	DSPGP21 _SET1_	DSPGP20 _SET1_	DSPGP19 _SET1_	SET1	SET1	FFFFFFFh
,		MASK DSPGP16	MASK DSPGP15	MASK DSPGP14	MASK DSPGP13	MASK DSPGP12	MASK DSPGP11	MASK DSPGP10	MASK DSPGP9_	MASK DSPGP8_	MASK DSPGP7_	MASK DSPGP6_	MASK DSPGP5_	MASK DSPGP4_	MASK DSPGP3_	MASK DSPGP2_	MASK DSPGP1_	
		SET1 MASK	SET1_ MASK	SET1_ MASK	SET1_ MASK	SET1_ MASK	SET1_ MASK	SET1_ MASK	SET1_ MASK	SET1_ MASK	SET1_ MASK							
R315426 (4D022h)	DSPGP_SET1_Mask_2	0	0	0	0	0	0	0	0	0	0	0 DSPGP38		0 DSPGP36	0 DSPGP35	0 DSPGP34		0000003Fh
												SET1 MASK	_SET1_ MASK	_SET1_ MASK	_SET1_ MASK	_SET1_ MASK	_SET1_ MASK	
R315432 (4D028h)	DSPGP_SET1_ Direction_1	DSPGP32 _SET1_ DIR	_SET1_ DIR	DSPGP30 _SET1_ DIR	_SET1_ DIR	_SET1_ DIR	_SET1_ DIR	DSPGP26 _SET1_ DIR	_SET1_ DIR	_SET1_ DIR	_SET1_ DIR	DSPGP22 _SET1_ DIR	DSPGP21 _SET1_ DIR	DSPGP20 _SET1_ DIR	DSPGP19 _SET1_ DIR	_SET1_ DIR	_SET1_ DIR	FFFFFFFh
		DSPGP16 _SET1_ DIR	DSPGP15 _SET1_ DIR	DSPGP14 _SET1_ DIR	DSPGP13 _SET1_ DIR	DSPGP12 _SET1_ DIR	DSPGP11 _SET1_ DIR	DSPGP10 _SET1_ DIR	DSPGP9_ SET1_DIR	DSPGP8_ SET1_DIR	DSPGP7_ SET1_DIR	DSPGP6_ SET1_DIR	DSPGP5_ SET1_DIR	DSPGP4_ SET1_DIR	DSPGP3_ SET1_DIR	DSPGP2_ SET1_DIR	DSPGP1_ SET1_DIR	
R315434	DSPGP_SET1_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000003Fh
(4D02Ah)	Direction_2	0	0	0	0	0	0	0	0	0	0	DSPGP38 _SET1_ DIR	DSPGP37 _SET1_ DIR	DSPGP36 _SET1_ DIR	DSPGP35 _SET1_ DIR	DSPGP34 _SET1_ DIR	DSPGP33 _SET1_ DIR	
R315440 (4D030h)	DSPGP_SET1_Level_1	DSPGP32 _SET1_ LVL	DSPGP31 _SET1_ LVL	DSPGP30 _SET1_ LVL	DSPGP29 _SET1_ LVL	DSPGP28 _SET1_ LVL	DSPGP27 _SET1_ LVL	DSPGP26 _SET1_ LVL	DSPGP25 _SET1_ LVL	DSPGP24 _SET1_ LVL	DSPGP23 _SET1_ LVL		DSPGP21 _SET1_ LVL	DSPGP20 _SET1_ LVL				00000000h
		DSPGP16 SET1		DSPGP14 SET1	DSPGP13 SET1	DSPGP12 SET1		DSPGP10 SET1	DSPGP9	DSPGP8	DSPGP7	DSPGP6	DSPGP5	DSPGP4_ SET1_LVL	DSPGP3	DSPGP2	DSPGP1	
R315442	DSPGP SET1 Level 2	LVL 0	LVL _	LVL 0	0	0	0	0	0	0	0	0	0	00000000h				
(4D032h)	56. 6622002	0	0	0	0	0	0	0	0	0	0	SET1	DSPGP37 _SET1_	DSPGP36 _SET1_	_SET1_	SET1	SET1	00000000
R315456 (4D040h)	DSPGP_SET2_Mask_1	DSPGP32 SET2	DSPGP31 SET2	DSPGP30 SET2	DSPGP29 SET2	DSPGP28 SET2	SET2	DSPGP26 SET2	DSPGP25 SET2	DSPGP24 SET2	DSPGP23 SET2	DSPGP22 SET2	DSPGP21 SET2	DSPGP20 SET2	LVL DSPGP19 SET2	DSPGP18 SET2	DSPGP17 SET2	FFFFFFFh
(4004011)		MASK DSPGP16	MASK DSPGP15	MASK DSPGP14	MASK DSPGP13	MASK DSPGP12	MASK	MASK DSPGP10	MASK DSPGP9	MASK DSPGP8	MASK DSPGP7	MASK DSPGP6	MASK DSPGP5	MASK DSPGP4	MASK DSPGP3	MASK DSPGP2	MASK DSPGP1	
		SET2 MASK	SET2_ MASK	SET2_ MASK	SET2_ MASK	SET2_ MASK	SET2_ MASK	SET2_ MASK	SET2_ MASK	SET2_ MASK	SET2_ MASK							
R315458 (4D042h)	DSPGP_SET2_Mask_2	0	0	0	0	0	0	0	0	0	0	0 DSPGP38	0 DSPGP37	0 DSPGP36	0 DSPGP35	0 DSPGP34	0 DSPGP33	0000003Fh
												SET2 MASK	_SET2_ MASK	_SET2_ MASK	_SET2_ MASK	_SET2_ MASK	_SET2_ MASK	
	DSPGP_SET2_ Direction_1	DSPGP32 _SET2_ DIR	DSPGP31 _SET2_ DIR	DSPGP30 _SET2_ DIR	DSPGP29 _SET2_ DIR	DSPGP28 _SET2_	DSPGP27 _SET2_ DIR	DSPGP26 _SET2_ DIR	DSPGP25 _SET2_ DIR	DSPGP24 _SET2_ DIR	_SET2_	DSPGP22 _SET2_ DIR	DSPGP21 _SET2_ DIR	DSPGP20 _SET2_ DIR	DSPGP19 _SET2_	DSPGP18 _SET2_ DIR	DSPGP17 _SET2_ DIR	FFFFFFFh
		DSPGP16	DSPGP15	DSPGP14	DSPGP13	DIR DSPGP12	DSPGP11	DSPGP10	DSPGP9	DSPGP8	DIR DSPGP7	DSPGP6	DSPGP5	DSPGP4_ SET2_DIR	DIR DSPGP3	DSPGP2	DSPGP1	
D045400	DODOD OFTO	_SET2_ DIR	_SET2_ DIR 0	_SET2_ DIR 0	_SET2_ DIR 0	_SET2_ DIR 0	_SET2_ DIR	_SET2_ DIR				0 0	0 0	0 0	0 0	0 0	0 0	000000075
R315466 (4D04Ah)	DSPGP_SET2_ Direction_2	0	0	0	0	0	0	0	0	0	0	DSPGP38	DSPGP37	DSPGP36	DSPGP35	DSPGP34	DSPGP33	0000003Fh
D215472	DSPGP_SET2_Level_1	DSPGP32	DSPGP31	DSPGP30	DSPGP29	DSPGP28	DSPGP27	DSPGP26	DSPGP25	DSPGP24	DSPGP23	_SET2_ DIR DSPGP22	_SET2_ DIR DSPGP21	_SET2_ DIR DSPGP20	DIR	_SET2_ DIR DSPGP18	_SET2_ DIR	00000000h
R315472 (4D050h)	D3FGF_3E12_Levei_1	_SET2_ LVL	_SET2_ LVL	_SET2_ LVL	_SET2_ LVL	_SET2_ LVL	_SET2_ LVL	0000000011										
		DSPGP16 _SET2_ LVL	DSPGP15 _SET2_ LVL	DSPGP14 _SET2_ LVL	DSPGP13 _SET2_ LVL	DSPGP12 _SET2_ LVL		DSPGP10 _SET2_ LVL	DSPGP9_ SET2_LVL	DSPGP8_ SET2_LVL	DSPGP7	DSPGP6_ SET2_LVL	DSPGP5_ SET2_LVL	DSPGP4_ SET2_LVL	DSPGP3_ SET2_LVL	DSPGP2_ SET2_LVL	DSPGP1_ SET2_LVL	
R315474	DSPGP_SET2_Level_2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(4D052h)		0	0	0	0	0	0	0	0	0	0	DSPGP38 _SET2_ LVL	DSPGP37 _SET2_ LVL	DSPGP36 _SET2_ LVL	DSPGP35 _SET2_ LVL	DSPGP34 _SET2_ LVL	DSPGP33 _SET2_ LVL	
R315488 (4D060h)	DSPGP_SET3_Mask_1	DSPGP32 _SET3_	SET3	DSPGP30 _SET3_	DSPGP29 _SET3_	DSPGP28 _SET3_	SET3	DSPGP26 _SET3_	SET3	SET3	SET3	DSPGP22 _SET3_	DSPGP21 _SET3_	DSPGP20 _SET3_	DSPGP19 _SET3_	SET3	SET3	FFFFFFFh
		DSPGP16 SET3	MASK DSPGP15 SET3	MASK DSPGP14 SET3	MASK DSPGP13 SET3	MASK DSPGP12 SET3	DSPGP11 SET3	DSPGP10 SET3	MASK DSPGP9_ SET3	MASK DSPGP8_ SET3	DSPGP7_ SET3	DSPGP6_ SET3_ MASK	MASK DSPGP5_ SET3	DSPGP4_ SET3	MASK DSPGP3_ SET3	DSPGP2_ SET3	MASK DSPGP1_ SET3	
R315490	DSPGP SET3 Mask 2	MASK 0	MASK 0	MASK 0	MASK 0	MASK 0	MASK 0	0000003Fh										
(4D062h)		0	0	0	0	0	0	0	0	0	0	DSPGP38 _SET3_ MASK	DSPGP37 _SET3_ MASK	DSPGP36 _SET3_ MASK	DSPGP35 _SET3_ MASK	DSPGP34 _SET3_ MASK	DSPGP33 _SET3_ MASK	
R315496 (4D068h)	DSPGP_SET3_ Direction_1	DSPGP32 _SET3_ DIR	DSPGP31 _SET3_ DIR	DSPGP30 _SET3_ DIR	DSPGP29 _SET3_ DIR	DSPGP28 _SET3_ DIR	DSPGP27 _SET3_ DIR	DSPGP26 _SET3_ DIR	DSPGP25 _SET3_ DIR	DSPGP24 _SET3_ DIR	DSPGP23 _SET3_ DIR	DSPGP22 _SET3_ DIR	DSPGP21 _SET3_ DIR	DSPGP20 _SET3_ DIR	DSPGP19 _SET3_ DIR	DSPGP18 _SET3_ DIR	DSPGP17 _SET3_ DIR	FFFFFFFh
		DSPGP16 SET3	DSPGP15 _SET3_	DSPGP14 _SET3_	DSPGP13 SET3	DSPGP12 _SET3_	DSPGP11 _SET3_	DSPGP10 SET3						DSPGP4_ SET3_DIR				
R315498	DSPGP SET3	DIR 0	0	0	0	0	0	0	0	0	0	0000003Fh						
	Direction_2	0	0	0	0	0	0	0	0	0	0	DSPGP38 _SET3_ DIR	DSPGP37 _SET3_ DIR	DSPGP36 _SET3_ DIR	DSPGP35 _SET3_ DIR	DSPGP34 _SET3_ DIR	DSPGP33 _SET3_ DIR	
	1	1	1	1	1	1	l .	1	<u> </u>	l .	1	5",	D \	יייט	יווע	J 111	١١٠	



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R315504 (4D070h)	DSPGP_SET3_Level_1	DSPGP32 _SET3_ LVL	DSPGP31 _SET3_ LVL	DSPGP30 _SET3_ LVL	DSPGP29 _SET3_ LVL	DSPGP28 _SET3_ LVL	DSPGP27 _SET3_ LVL	DSPGP26 _SET3_ LVL	DSPGP25 _SET3_ LVL	DSPGP24 _SET3_ LVL	DSPGP23 _SET3_ LVL	DSPGP22 _SET3_ LVL	DSPGP21 _SET3_ LVL	DSPGP20 _SET3_ LVL	DSPGP19 _SET3_ LVL	DSPGP18 _SET3_ LVL	DSPGP17 _SET3_ LVL	00000000h
		DSPGP16 _SET3_ LVL	DSPGP15 _SET3_ LVL	DSPGP14 _SET3_ LVL	DSPGP13 _SET3_ LVL	DSPGP12 _SET3_ LVL	DSPGP11 _SET3_ LVL	DSPGP10 _SET3_ LVL	DSPGP9	DSPGP8	DSPGP7	DSPGP6	DSPGP5	DSPGP4	DSPGP3		DSPGP1	
R315506 (4D072h)	DSPGP_SET3_Level_2	0	0	0	0	0	0	0	0	0	0	0 DSPGP38	0 DSPGP37	0 DSPGP36	0 DSPGP35	0 DSPGP34	0 DSPGP33	00000000h
R315520	DSPGP_SET4_Mask_1	DSPGP32	DSPGP31	DSPGP30	DSPGP29	DSPGP28	DSPGP27	DSPGP26	DSPGP25	DSPGP24	DSPGP23	_SET3_ LVL DSPGP22	_SET3_ LVL DSPGP21	_SET3_ LVL DSPGP20	_SET3_ LVL DSPGP19	_SET3_ LVL DSPGP18	_SET3_ LVL DSPGP17	FFFFFFFh
(4D080h)	DOF GF_3L14_IVIASK_1	SET4_ MASK DSPGP16	SET4_ MASK DSPGP15	SET4_ MASK DSPGP14	SET4_ MASK DSPGP13	SET4_ MASK DSPGP12	SET4_ MASK DSPGP11	SET4_ MASK DSPGP10	SET4_ MASK DSPGP9	SET4_ MASK DSPGP8	SET4_ MASK DSPGP7	SET4_ MASK DSPGP6	SET4_ MASK DSPGP5	SET4_ MASK DSPGP4	SET4_ MASK DSPGP3	SET4_ MASK DSPGP2	SET4_ MASK DSPGP1	
		SET4 MASK	_SET4_ MASK	_SET4_ MASK	_SET4_ MASK	_SET4_ MASK	_SET4_ MASK	_SET4_ MASK	SET4_ MASK	SET4_ MASK	SET4_ MASK	SET4_ MASK	SET4_ MASK	SET4_ MASK	SET4_ MASK	SET4_ MASK	SET4_ MASK	
R315522 (4D082h)	DSPGP_SET4_Mask_2	0	0	0	0	0	0	0	0	0	0	0 DSPGP38 _SET4_ MASK	0 DSPGP37 _SET4_ MASK	0 DSPGP36 _SET4_ MASK	0 DSPGP35 _SET4_ MASK	0 DSPGP34 _SET4_ MASK	0 DSPGP33 _SET4_ MASK	0000003Fh
	DSPGP_SET4_ Direction_1	DSPGP32 _SET4_ DIR	DSPGP31 _SET4_ DIR	DSPGP30 _SET4_ DIR	DSPGP29 _SET4_ DIR	DSPGP28 _SET4_ DIR	DSPGP27 _SET4_ DIR	DSPGP26 _SET4_ DIR	DSPGP25 _SET4_ DIR	DSPGP24 _SET4_ _DIR	DSPGP23 _SET4_ DIR	DSPGP22 _SET4_ DIR	DSPGP21 _SET4_ _DIR	DSPGP20 _SET4_ DIR	DSPGP19 _SET4_ DIR		DSPGP17 _SET4_ DIR	FFFFFFFh
		DSPGP16 _SET4_ DIR	DSPGP15 _SET4_ DIR	DSPGP14 _SET4_ DIR	DSPGP13 _SET4_ DIR	DSPGP12 _SET4_ DIR	DSPGP11 _SET4_ DIR	DSPGP10 _SET4_ DIR	DSPGP9_ SET4_DIR	DSPGP8_ SET4_DIR	DSPGP7 SET4_DIR	DSPGP6_ SET4_DIR	DSPGP5_ SET4_DIR	DSPGP4_ SET4_DIR	DSPGP3_ SET4_DIR	DSPGP2_ SET4_DIR	DSPGP1_ SET4_DIR	
	DSPGP_SET4_ Direction_2	0	0	0	0	0	0	0	0	0	0	0 DSPGP38	0 DSPGP37	0 DSPGP36	0 DSPGP35	0 DSPGP34	0 DSPGP33	0000003Fh
R315536	DSPGP_SET4_Level_1	DSPGP32	DSPGP31	DSPGP30	DSPGP29	DSPGP28		DSPGP26	DSPGP25	DSPGP24	DSPGP23	_SET4_ DIR DSPGP22	_SET4_ DIR DSPGP21	_SET4_ DIR DSPGP20	_SET4_ DIR DSPGP19	_SET4_ DIR DSPGP18	_SET4_ DIR DSPGP17	00000000h
(4D090h)		_SET4_ LVL DSPGP16	_SET4_ LVL DSPGP15	_SET4_ LVL DSPGP14	_SET4_ LVL DSPGP13	_SET4_ LVL DSPGP12	_SET4_ LVL DSPGP11	_SET4_ LVL DSPGP10	_SET4_ LVL DSPGP9	_SET4_ LVL DSPGP8	_SET4_ LVL DSPGP7	_SET4_ LVL DSPGP6	_SET4_ LVL DSPGP5	_SET4_ LVL DSPGP4	_SET4_ LVL DSPGP3	_SET4_ LVL DSPGP2	_SET4_ LVL DSPGP1	
		SET4 LVL	_SET4_ LVL	_SET4_ LVL	_SET4_ LVL	_SET4_ LVL	_SET4_ LVL	_SET4_ LVL	SET4_LVL	SET4_LVĪ	SET4_LVL	SET4_LVL	SET4_LVL	SET4_LVL	SET4_LVL	SET4_LVĪ	SET4_LVĪ	
R315538 (4D092h)	DSPGP_SET4_Level_2	0	0	0	0	0	0	0	0	0	0	0 DSPGP38 _SET4_ LVL	0 DSPGP37 _SET4_ LVL	0 DSPGP36 _SET4_ LVL	0 DSPGP35 _SET4_ LVL	0 DSPGP34 _SET4_ LVL	0 DSPGP33 _SET4_ LVL	00000000h
R315552 (4D0A0h)	DSPGP_SET5_Mask_1	DSPGP32 _SET5_ MASK	DSPGP31 _SET5_ MASK	DSPGP30 _SET5_ MASK	DSPGP29 _SET5_ MASK	DSPGP28 _SET5_ MASK	DSPGP27 _SET5_ MASK	DSPGP26 _SET5_ MASK	DSPGP25 _SET5_ MASK	DSPGP24 _SET5_ MASK	DSPGP23 _SET5_ MASK	DSPGP22 _SET5_ MASK	DSPGP21 _SET5_ MASK	DSPGP20 _SET5_ MASK	DSPGP19 _SET5_ MASK		DSPGP17 _SET5_ MASK	FFFFFFFh
		DSPGP16 _SET5_ MASK	DSPGP15 _SET5_ MASK	DSPGP14 _SET5_ MASK	DSPGP13 _SET5_ MASK	DSPGP12 _SET5_ MASK	DSPGP11 _SET5_ MASK	DSPGP10 _SET5_ MASK	DSPGP9_ SET5_ MASK	DSPGP8_ SET5_ MASK	DSPGP7_ SET5_ MASK	DSPGP6_ SET5_ MASK	DSPGP5_ SET5_ MASK	DSPGP4_ SET5_ MASK	DSPGP3_ SET5_ MASK	DSPGP2_ SET5_ MASK	DSPGP1_ SET5_ MASK	
R315554 (4D0A2h)	DSPGP_SET5_Mask_2	0	0	0	0	0	0	0	0	0	0	0 DSPGP38 _SET5_ MASK	0 DSPGP37 SET5	0 DSPGP36 _SET5_ MASK	0 DSPGP35 _SET5_ MASK	0 DSPGP34 _SET5_ MASK	0 DSPGP33 _SET5_ MASK	0000003Fh
R315560 (4D0A8h)	DSPGP_SET5_ Direction_1	DSPGP32 _SET5_ DIR	SET5	SET5	DSPGP29 _SET5_	DSPGP28 _SET5_	DSPGP27 _SET5_ DIR	DSPGP26 _SET5_	DSPGP25 _SET5_	DSPGP24 _SET5_	DSPGP23 _SET5_	DSPGP22 SET5	DSPGP21 _SET5_ DIR	DSPGP20 SET5	DSPGP19 SET5		DSPGP17 _SET5_ DIR	FFFFFFFh
		DSPGP16 _SET5_ DIR	DSPGP15 SET5_ DIR	DSPGP14 SET5_ DIR	DSPGP13 SET5_ DIR	DSPGP12 SET5_ DIR		DSPGP10 SET5_ DIR	DSPGP9 SET5_DIR	DSPGP8_ SET5_DIR	DSPGP7_ SET5_DIR	DSPGP6_ SET5_DIR	DSPGP5	DSPGP4_ SET5_DIR	DSPGP3_ SET5_DIR		DSPGP1	
R315562 (4D0AAh)	DSPGP_SET5_ Direction_2	0	0	0	0	0	0	0	0	0	0	0 DSPGP38				0 DSPGP34	0 DSPGP33	0000003Fh
	DSPGP_SET5_Level_1	DSPGP32	DSPGP31	DSPGP30	DSPGP29	DSPGP28	DSPGP27	DSPGP26		DSPGP24	DSPGP23	_SET5_ DIR DSPGP22	_SET5_ DIR DSPGP21	_SET5_ DIR DSPGP20	_SET5_ DIR DSPGP19		_SET5_ DIR DSPGP17	00000000h
(4D0B0h)		_SET5_ LVL DSPGP16	_SET5_ LVL DSPGP15	_SET5_ LVL DSPGP14	_SET5_ LVL DSPGP13 _SET5_	_SET5_ LVL DSPGP12	_SET5_ LVL DSPGP11	_SET5_ LVL DSPGP10	_SET5_ LVL DSPGP9_	_SET5_ LVL DSPGP8_	_SET5_ LVL DSPGP7_	_SET5_ LVL DSPGP6_	_SET5_ LVL DSPGP5_	_SET5_ LVL DSPGP4_	_SET5_ LVL DSPGP3_	_SET5_ LVL DSPGP2_ SET5_LVL	_SET5_ LVL DSPGP1_	
R315570	DSPGP_SET5_Level_2	_SET5_ LVL 0	_SET5_ LVL 0	_SET5_ LVL 0	LVL 0	_SET5_ LVL 0	_SET5_ LVL 0	_SET5_ LVL 0	0	0	0	0 0	0	0	0	0	0	00000000h
(4D0B2h)	501 01 _0210_2010_2	0	0	0	0	0	0	0	0	0	0	DSPGP38 _SET5_ LVL	DSPGP37 _SET5_ LVL	DSPGP36 _SET5_ LVL	DSPGP35 _SET5_ _LVL		DSPGP33 _SET5_ LVL	000000011
R315584 (4D0C0h)	DSPGP_SET6_Mask_1	DSPGP32 _SET6_ MASK	DSPGP31 _SET6_ MASK	DSPGP30 _SET6_ MASK	DSPGP29 _SET6_ MASK	DSPGP28 _SET6_ MASK	DSPGP27 _SET6_ MASK	DSPGP26 _SET6_ MASK	DSPGP25 _SET6_ MASK	DSPGP24 _SET6_ MASK	DSPGP23 _SET6_ MASK	DSPGP22 _SET6_ MASK	DSPGP21 _SET6_ MASK	DSPGP20 _SET6_ MASK	DSPGP19 _SET6_ MASK	DSPGP18 _SET6_ MASK	DSPGP17 _SET6_ MASK	FFFFFFFh
		DSPGP16 _SET6_ MASK	DSPGP15 _SET6_ MASK	DSPGP14 _SET6_ MASK	DSPGP13 _SET6_ MASK	DSPGP12 _SET6_ MASK	DSPGP11 _SET6_ MASK	DSPGP10 _SET6_ MASK	DSPGP9_ SET6_ MASK	DSPGP8_ SET6_ MASK	DSPGP7_ SET6_ MASK	DSPGP6_ SET6_ MASK	DSPGP5_ SET6_ MASK	DSPGP4_ SET6_ MASK	DSPGP3_ SET6_ MASK	DSPGP2_ SET6_ MASK	DSPGP1_ SET6_ MASK	
R315586 (4D0C2h)	DSPGP_SET6_Mask_2	0	0	0	0	0	0	0	0	0	0	0 DSPGP38 _SET6_ MASK	0 DSPGP37 _SET6_ MASK	0 DSPGP36 _SET6_ MASK	0 DSPGP35 _SET6_ MASK	0 DSPGP34 _SET6_ MASK	0 DSPGP33 _SET6_ MASK	0000003Fh
R315592 (4D0C8h)	DSPGP_SET6_ Direction_1	DSPGP32 _SET6_ DIR	DSPGP31 _SET6_ DIR	DSPGP30 _SET6_ DIR	DSPGP29 _SET6_ DIR	DSPGP28 _SET6_ DIR	DSPGP27 _SET6_ DIR	DSPGP26 _SET6_ DIR	_SET6_ DIR	DSPGP24 _SET6_ DIR	DSPGP23 _SET6_ DIR	DSPGP22 _SET6_ DIR	DSPGP21 _SET6_ DIR	DSPGP20 _SET6_ DIR	DSPGP19 _SET6_ DIR	DSPGP18 _SET6_ DIR	DSPGP17 _SET6_ DIR	FFFFFFFh
		DSPGP16 _SET6_ DIR	DSPGP15 _SET6_ DIR	DSPGP14 _SET6_ DIR	DSPGP13 _SET6_ DIR	DSPGP12 _SET6_ DIR	DSPGP11 _SET6_ DIR	DSPGP10 _SET6_ DIR	DSPGP9_ SET6_DIR	DSPGP8_ SET6_DIR	DSPGP7 SET6_DIR	DSPGP6_ SET6_DIR	DSPGP5_ SET6_DIR	DSPGP4_ SET6_DIR	DSPGP3_ SET6_DIR	DSPGP2_ SET6_DIR	DSPGP1_ SET6_DIR	
	DSPGP_SET6_ Direction_2	0	0	0	0	0	0	0	0	0	0	0 DSPGP38 _SET6_ DIR	0 DSPGP37 _SET6_ DIR	0 DSPGP36 _SET6_ DIR	0 DSPGP35 _SET6_ DIR	0 DSPGP34 _SET6_ DIR	0 DSPGP33 _SET6_ DIR	0000003Fh



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R315600 (4D0D0h)	DSPGP_SET6_Level_1	DSPGP32 _SET6_ LVL	DSPGP31 _SET6_ LVL	DSPGP30 _SET6_ LVL	DSPGP29 _SET6_ LVL	DSPGP28 _SET6_ LVL	DSPGP27 _SET6_ LVL	DSPGP26 _SET6_ LVL	DSPGP25 _SET6_ LVL	DSPGP24 _SET6_ LVL	DSPGP23 _SET6_ LVL	DSPGP22 _SET6_ LVL	DSPGP21 _SET6_ LVL	DSPGP20 _SET6_ LVL	DSPGP19 _SET6_ LVL	DSPGP18 _SET6_ LVL	DSPGP17 _SET6_ LVL	00000000h
		DSPGP16 _SET6_ LVL	DSPGP15 _SET6_ LVL	DSPGP14 _SET6_ LVL	DSPGP13 _SET6_ LVL	DSPGP12 _SET6_ LVL	DSPGP11 _SET6_ LVL	DSPGP10 _SET6_ LVL	DSPGP9_ SET6_LVL	DSPGP8_ SET6_LVL	DSPGP7_ SET6_LVL	DSPGP6_ SET6_LVL	DSPGP5_ SET6_LVL	DSPGP4_ SET6_LVL	DSPGP3_ SET6_LVL	DSPGP2_ SET6_LVL	DSPGP1_ SET6_LVL	
R315602 (4D0D2h)	DSPGP_SET6_Level_2	0	0	0	0	0	0	0	0	0	0	0 DSPGP38 SET6	0 DSPGP37 SET6	0 DSPGP36 SET6	0 DSPGP35 SET6	0 DSPGP34 SET6	0 DSPGP33 SET6	00000000h
R315616	DSPGP_SET7_Mask_1	DSPGP32 SET7	DSPGP31 SET7	DSPGP30 _SET7_	DSPGP29 SET7	DSPGP28 SET7	DSPGP27 SET7	DSPGP26 _SET7_	DSPGP25 SET7	DSPGP24 _SET7_	DSPGP23 _SET7_	DSPGP22 SET7	DSPGP21 SET7	DSPGP20 SET7	DSPGP19 SET7	LVL	LVL	FFFFFFFh
(4D0E0h)		MASK DSPGP16 SET7	"MASK"	MASK DSPGP14 SET7	MASK DSPGP13 SET7	MASK DSPGP12 SET7	MASK DSPGP11 SET7	MASK DSPGP10 SET7	MASK DSPGP9_ SET7	MASK DSPGP8_	MASK DSPGP7_ SET7	MASK DSPGP6_ SET7	MASK DSPGP5_ SET7	MASK DSPGP4_ SET7	MASK DSPGP3_ SET7	MASK	MASK DSPGP1_ SET7	
R315618	DSPGP SET7 Mask 2	MASK 0	MASK 0	MASK 0	MASK 0	MASK 0	MASK 0	MASK 0	MASK 0	MASK 0 MASK 0	0000003Fh							
(4D0E2h)	DOF GF_GET7_Wask_2	0	0	0	0	0	0	0	0	0	0	DSPGP38 _SET7_ MASK		DSPGP36 _SET7_ MASK	DSPGP35 _SET7_ MASK		DSPGP33 _SET7_ MASK	0000003111
	DSPGP_SET7_ Direction_1	DSPGP32 _SET7_ DIR	DSPGP31 _SET7_ DIR	DSPGP30 _SET7_ DIR	DSPGP29 _SET7_ DIR	DSPGP28 _SET7_ DIR	DSPGP27 _SET7_ DIR	DSPGP26 _SET7_ DIR	DSPGP25 _SET7_ DIR	DSPGP24 _SET7_ DIR	DSPGP23 _SET7_ DIR	DSPGP22 _SET7_ DIR	DSPGP21 _SET7_ DIR	DSPGP20 _SET7_ DIR	DSPGP19 _SET7_ DIR			FFFFFFFh
		DSPGP16 _SET7_ DIR		DSPGP14 _SET7_ DIR	DSPGP13 _SET7_ DIR	DSPGP12 _SET7_ DIR	DSPGP11 _SET7_ DIR	DSPGP10 _SET7_ DIR	DSPGP9	DSPGP8	DSPGP7	DSPGP6	DSPGP5	DSPGP4	DSPGP3		DSPGP1	
R315626	DSPGP_SET7_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000003Fh
,	Direction_2	0	0	0	0	0	0	0	0	0	0	DSPGP38 _SET7_ DIR	DSPGP37 _SET7_ DIR	DSPGP36 _SET7_ DIR	DSPGP35 _SET7_ DIR	_SET7_ DIR	DSPGP33 _SET7_ DIR	
R315632 (4D0F0h)	DSPGP_SET7_Level_1	DSPGP32 _SET7_ LVL	_SET7_ LVL	DSPGP30 _SET7_ LVL	DSPGP29 _SET7_ LVL	DSPGP28 _SET7_ LVL	_SET7_ LVL	DSPGP26 _SET7_ LVL	DSPGP25 _SET7_ LVL	DSPGP24 _SET7_ LVL	DSPGP23 _SET7_ LVL	DSPGP22 _SET7_ LVL	DSPGP21 _SET7_ LVL	DSPGP20 _SET7_ LVL	DSPGP19 _SET7_ LVL	_SET7_ LVL	DSPGP17 _SET7_ LVL	00000000h
		DSPGP16 _SET7_ LVL	DSPGP15 _SET7_ LVL	DSPGP14 _SET7_ LVL	DSPGP13 _SET7_ LVL	DSPGP12 _SET7_ LVL	DSPGP11 _SET7_ LVL	DSPGP10 _SET7_ LVL	DSPGP9_ SET7_LVL	DSPGP8_ SET7_LVL	DSPGP7_ SET7_LVL	DSPGP6_ SET7_LVL	DSPGP5_ SET7_LVL	DSPGP4_ SET7_LVL	DSPGP3_ SET7_LVL	DSPGP2_ SET7_LVL	DSPGP1_ SET7_LVL	
R315634 (4D0F2h)	DSPGP_SET7_Level_2	0	0	0	0	0	0	0	0	0	0	0 DSPGP38	0 DSPGP37	0 DSPGP36	0 DSPGP35	0 DSPGP34	0 DSPGP33	00000000h
												SET7 LVL	_SET7_ LVL	_SET7_ LVL	_SET7_ LVL	_SET7_ LVL	_SET7_ LVL	
R315648 (4D100h)	DSPGP_SET8_Mask_1	DSPGP32 _SET8_ MASK	_SET8_ MASK	DSPGP30 _SET8_ MASK	_SET8_ MASK	DSPGP28 _SET8_ MASK	_SET8_ MASK	DSPGP26 _SET8_ MASK	DSPGP25 _SET8_ MASK	DSPGP24 _SET8_ MASK	DSPGP23 _SET8_ MASK	DSPGP22 _SET8_ MASK	DSPGP21 _SET8_ MASK	DSPGP20 _SET8_ MASK	DSPGP19 _SET8_ MASK	_SET8_ MASK	_SET8_ MASK	FFFFFFFh
		DSPGP16 _SET8_ MASK	DSPGP15 _SET8_ MASK	DSPGP14 _SET8_ MASK	DSPGP13 _SET8_ MASK	DSPGP12 _SET8_ MASK	DSPGP11 _SET8_ MASK	DSPGP10 _SET8_ MASK	DSPGP9_ SET8_ MASK	DSPGP8_ SET8_ MASK	DSPGP7_ SET8_ MASK	DSPGP6_ SET8_ MASK	DSPGP5_ SET8_ MASK	DSPGP4_ SET8_ MASK	DSPGP3_ SET8_ MASK	DSPGP2_ SET8_ MASK	DSPGP1_ SET8_ MASK	
R315650 (4D102h)	DSPGP_SET8_Mask_2	0	0	0	0	0	0	0	0	0	0	0 DSPGP38 SET8	0 DSPGP37 SET8	0 DSPGP36 SET8	0 DSPGP35 SET8	0 DSPGP34 SET8	0 DSPGP33 SET8	0000003Fh
R315656	DSPGP SET8	DSPGP32	DSPGP31	DSPGP30	DSPGP29	DSPGP28	DSPGP27	DSPGP26	DSPGP25	DSPGP24	DSPGP23	MASK DSPGP22	MASK DSPGP21	MASK DSPGP20	MASK DSPGP19	MASK	MASK DSPGP17	FFFFFFF
	Direction_1	_SET8_ DIR DSPGP16	_SET8_ DIR	_SET8_ DIR DSPGP14	_SET8_ DIR DSPGP13	_SET8_ DIR DSPGP12	_SET8_ DIR DSPGP11	_SET8_ DIR DSPGP10	_SET8_ DIR	_SET8_ DIR DSPGP8	_SET8_ DIR DSPGP7	_SET8_ DIR DSPGP6	_SET8_ DIR DSPGP5	_SET8_ DIR DSPGP4	_SET8_ DIR	_SET8_ DIR	_SET8_ DIR DSPGP1	
		SET8 DIR	_SET8_ DIR	_SET8_ DIR	_SET8_ DIR	_SET8_ DIR	_SET8_ DIR	_SET8_ DIR	SET8_DIR SET8_DIR									
R315658 (4D10Ah)	DSPGP_SET8_ Direction_2	0	0	0	0	0	0	0	0	0	0	0 DSPGP38		0 DSPGP36 _SET8_		0 DSPGP34	0 DSPGP33 _SET8_	0000003Fh
R315664	DSPGP_SET8_Level_1	DSPGP32		DSPGP30		DSPGP28		DSPGP26		DSPGP24	DSPGP23	_SET8_ DIR DSPGP22		DIR DSPGP20			DIR DSPGP17	00000000h
(4D110h)		_SET8_ LVL DSPGP16		_SET8_ LVL DSPGP14		_SET8_ LVL DSPGP12	_SET8_ LVL DSPGP11	_SET8_ LVL DSPGP10		_SET8_ LVL DSPGP8_	_SET8_ LVL DSPGP7_	_SET8_ LVL DSPGP6_	_SET8_ LVL DSPGP5_	_SET8_ LVL DSPGP4_			_SET8_ LVL DSPGP1_	
R315666	DODOD CETO Lovel 2	_SET8_ LVL 0	_SET8_ LVL	_SET8_ LVL 0	_SET8_ LVL 0	_SET8_ LVL 0	_SET8_ LVL 0	_SET8_ LVL 0	SE18_LVL 0	SE18_LVL	SE18_LVL	SE18_LVL 0	SE18_LVL 0	SE18_LVL 0	SE18_LVL 0	SET8_LVL 0	SE18_LVL	00000000h
(4D112h)	DSPGP_SET8_Level_2	0	0	0	0	0	0	0	0	0	0	DSPGP38 _SET8_ _LVL		DSPGP36 _SET8_ LVL	DSPGP35 _SET8_ LVL			000000001
R327680 (50000h)	RA_MIF_Thread_Ctrl_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000007h
R327684	RA_MIF_Thread_Ctrl_2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	_MIF_STS [0	00000000h
(50004h) R327688	RA_MIF_Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0	0	0	RA_MIF 0	_SHARE_S	TS [2:0]	00000003h
(50008h) R327696	RA MIF1 Thread Ctrl 1	0	0	0	0	0	0	0	0	0	0	0	0	RA_MIF_I	NUM [5:0] 0	0	0	00000000h
(50010h)	TO CIVILITY IN COULD IN	RA_MIF1_ IN_USE_ STS	RA_MIF1_ SHARE	0	0	0	0	0	0	0	0	0	Ť		IF1_OWNE			300000011
R327698 (50012h)	RA_MIF1_Thread_Ctrl_2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
R327700	RA_MIF1_Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0	0	0	I_IN_USE_ 0	0	0	00000000h
(50014h) R327702 (50016h)	RA_MIF1_Thread_Ctrl_4	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0	RA_MIF1 0 0	_IN_USE_ 0 0	0	0 RA MIF1	00000001h
(555 1011)		U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	CAP_I2C	



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R327704 (50018h)	RA_MIF1_Thread_Ctrl_ Debug_1									SE_DBG0 [00000000h
R327712	RA_MIF2_Thread_Ctrl_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(50020h)		RA_MIF2_ IN_USE_ STS	RA_MIF2_ SHARE	0	0	0	0	0	0	0	0	0		RA_N	IIF2_OWN	ER [4:0]	•	
R327714 (50022h)	RA_MIF2_Thread_Ctrl_2	0	0	0	0	0	0	0	0	0	0	0	0	0 DA MIE	0 2 IN USE	0 SET [4:0]	0	00000000h
R327716	RA_MIF2_Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(50024h)		0	0	0	0	0	0	0	0	0	0	0			2_IN_USE		1	
R327718 (50026h)	RA_MIF2_Thread_Ctrl_4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 RA MIF2	00000001h
R327720	RA MIF2 Thread Ctrl							DA 1	ME2 IN LIG	SE DBG0 [31-161						CAP_I2C	00000000h
	Debug_1									SE_DBG0								0000000011
R327728	RA_MIF3_Thread_Ctrl_1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(50030h)		RA_MIF3_ IN_USE_ STS	RA_MIF3_ SHARE	0	0	0	0	0	0	0	0	0			/IIF3_OWN	ER [4:0]		
R327730 (50032h)	RA_MIF3_Thread_Ctrl_2	0	0	0	0	0	0	0	0	0	0	0	0	0 RA MIF	0 3 IN USE	0 SET [4:0]	0	00000000h
R327732	RA_MIF3_Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(50034h)	DA MICO Thread Old 4	0	0	0	0	0	0	0	0	0	0	0	_		3_IN_USE		1 0	000000045
R327734 (50036h)	RA_MIF3_Thread_Ctrl_4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 RA_MIF3_ CAP_I2C	00000001h
R327736	RA MIF3 Thread Ctrl							PΔ N	MES IN HIS	SE DBG0 [31-161						CAP_I2C	00000000h
	Debug_1									SE_DBG0								0000000011
R328704 (50400h)	RA_EVENTLOG_ Thread_Ctrl_1	0	0	0	0	0	0	0	0	0	0	0 R	0 A_EVENTL	0 .OG_STS [7	0 7:0]	0	0	000000FFh
R328708 (50404h)	RA_EVENTLOG_ Thread Ctrl 2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
R328712	RA EVENTLOG	0	0	0	0	0	0	0	0	0	0	RA_E	VENTLOG_ 0	_SHARE_ST	15 [7:0]	0	0	00000008h
(50408h)	Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	_	R	A_EVENTL	OG_NUM [5:0]		0000000011
R328720 (50410h)	RA_EVENTLOG1_ Thread Ctrl 1	0 RA	0 RA	0	0	0	0	0	0	0	0	0	0	0	0 ITLOC1_0	0 WNER [4:0	0	00000000h
(55.151)			EVENTLO G1 SHARE	U		U								IVA_EVEN	VILOGI_0	WINLIN [4.0	ı	
R328722 (50412h)	RA_EVENTLOG1_ Thread Ctrl 2	0	0	0	0	0	0	0	0	0	0	0	0	0 RA EVENTL	0	0	0	00000000h
R328724	RA_EVENTLOG1_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(50414h)	Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0	F	RA_EVENTL	_OG1_IN_L	JSE_CLR [4:0]	00000000
R328728 (50418h)	RA_EVENTLOG1_ Thread_Ctrl_Debug_1									N_USE_DB N_USE_DB								00000000h
R328736	RA_EVENTLOG2_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(50420h)	Thread_Ctrl_1	RA EVENTLO G2_IN_ USE_STS	RA EVENTLO G2 SHARE	0	0	0	0	0	0	0	0	0		RA_EVEN	NTLOG2_O	WNER [4:0]	
	RA_EVENTLOG2_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
	Thread_Ctrl_2 RA EVENTLOG2	0	0	0	0	0	0	0	0	0	0	0	0 F	RA_EVENTL 0	LOG2_IN_L 0	JSE_SET [4	4:0]	00000000h
	Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0		RA_EVENTL		JSE_CLR [000000011
	RA_EVENTLOG2_ Thread Ctrl Debug 1									N_USE_DB								00000000h
R328752	RA EVENTLOG3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(50430h)	Thread_Ctrl_1	RA EVENTLO G3_IN_ USE STS	RA_ EVENTLO G3_ SHARE	0	0	0	0	0	0	0	0	0		RA_EVEN	NTLOG3_O	WNER [4:0	1	
	RA_EVENTLOG3_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
,	Thread_Ctrl_2 RA EVENTLOG3	0	0	0	0	0	0	0	0	0	0	0	0 F	RA_EVENTL 0		JSE_SET [4		00000000
	Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0		RA_EVENTL	0 _OG3_IN_U		4:0]	00000000h
R328760 (50438h)	RA_EVENTLOG3_ Thread_Ctrl_Debug_1									N_USE_DB		•	•				_	00000000h
R328768 (50440h)	RA_EVENTLOG4_ Thread_Ctrl_1	RA EVENTLO G4_IN USE STS	0 RA_ EVENTLO G4_ SHARE	0	0	0	0	0	0	0	0	0	0	RA_EVEN	0 NTLOG4_0	0 WNER [4:0	0	00000000h
	RA_EVENTLOG4_ Thread_Ctrl_2	0	0	0	0	0	0	0	0	0	0	0	0 F	0 RA EVENTL	0 LOG4 IN U	0 JSE SET[4	0 4:0]	00000000h
R328772	RA_EVENTLOG4_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
. ,	Thread_Ctrl_3 RA EVENTLOG4	0	0	0	0	0	0	0 RA EVE	0 NTLOG4 IN	0 N USE DB	0 G0 [31:16]	0	F	RA_EVENTL	_OG4_IN_L	JSE_CLR [4:0]	00000000h
(50448h)	Thread_Ctrl_Debug_1									N_USE_DB								3000000011



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R328784 (50450h)	RA_EVENTLOG5_ Thread Ctrl 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(3043011)	ITIIIeau_Ctii_1	RA EVENTLO G5_IN_ USE_STS	RA_ EVENTLO G5_ SHARE	0	0	0	0	0	0	0	0	0		RA_EVEI	NILOG5_O	WNER [4:0]		
R328786 (50452h)	RA_EVENTLOG5_ Thread Ctrl 2	0	0	0	0	0	0	0	0	0	0	0	0	0 RA EVENT	0 1 OG5 IN 1	JSE SET [4:	0	00000000h
R328788	RA_EVENTLOG5_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(50454h) R328792	Thread_Ctrl_3 RA_EVENTLOG5	0	0	0	0	0	0	0	0 NTLOG5 IN	0	0 (31:16)	0		RA_EVENT	LOG5_IN_U	JSE_CLR [4	:0]	00000000h
(50458h)	Thread_Ctrl_Debug_1								NTLOG5_II									0000000011
R328800 (50460h)	RA_EVENTLOG6_ Thread_Ctrl_1	0 RA	0 RA	0	0	0	0	0	0	0	0	0	0	0	0	0 WNER [4:0]	0	00000000h
		EVENTLO G6_IN_ USE_STS	EVENTLO G6_ SHARE	-	-	-	,	-	-		-			_	_		T .	
R328802 (50462h)	RA_EVENTLOG6_ Thread_Ctrl_2	0	0	0	0	0	0	0	0	0	0	0	0	0 RA_EVENT	0 LOG6_IN_L	JSE_SET [4:	0	00000000h
R328804	RA_EVENTLOG6_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(50464h) R328808	Thread_Ctrl_3 RA_EVENTLOG6	0	0	0	0	0	0	0 RA EVEI	0 NTLOG6 IN	0 USE DB	0 G0 [31:16]	0		RA_EVENT	LOG6_IN_U	JSE_CLR [4	:0]	00000000h
(50468h)	Thread_Ctrl_Debug_1							RA_EVE	NTLOG6_II		G0 [15:0]							
R328816 (50470h)	RA_EVENTLOG7_ Thread Ctrl 1	0 RA	0 RA	0	0	0	0	0	0	0	0	0	0	0 BA EVE	0 NTLOG7 O	0 WNER [4:0]	0	00000000h
			EVENTLO G7	0	·	·	,	-	-							WINEIY [4:0]		
R328818 (50472h)	RA_EVENTLOG7_ Thread Ctrl 2	0	0	0	0	0	0	0	0	0	0	0	0	0 RA EVENT	LOG7 IN L	JSE SET [4:	0	00000000h
R328820	RA_EVENTLOG7_	0	0	0	0	0	0	0	0	0	0	0	0	- 0	0	0	0	00000000h
(50474h) R328824	Thread_Ctrl_3 RA EVENTLOG7	0	0	0	0	0	0	0 RA EVE	0 NTLOG7 IN	USE DR	0 (31:16)	0	-	RA_EVENT	LOG7_IN_L	JSE_CLR [4	:0]	00000000h
(50478h)	Thread_Ctrl_Debug_1								NTLOG7_II									0000000011
R328832 (50480h)	RA_EVENTLOG8_ Thread Ctrl 1	0 RA	0 RA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(3040011)	ITIIIeau_Otti_T		EVENTLO G8_	0	0	0	U	0	0	0	0	0		KA_EVEI	NTLOG8_O	WNER [4:0]		
	RA_EVENTLOG8_ Thread Ctrl 2	0	0	0	0	0	0	0	0	0	0	0	0	0 RA EVENT	1 OG8 IN I	JSE SET [4:	0	00000000h
R328836	RA_EVENTLOG8_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(50484h) R328840	Thread_Ctrl_3 RA_EVENTLOG8	0	0	0	0	0	0	0 RA EVE	0 NTLOG8 IN	USE DR	0 (31:161	0	-	RA_EVENT	LOG8_IN_L	JSE_CLR [4	:0]	00000000h
(50488h)	Thread_Ctrl_Debug_1								NTLOGO_II									0000000011
R329728 (50800h)	RA_TIMER_Thread_ Ctrl 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	000000FFh
R329732	RA_TIMER_Thread_	0	0	0	0	0	0	0	0	0	0	0	RA_TIME 0	R_STS [7:0	0	0	0	00000000h
(50804h)	Ctrl_2	0	0	0	0	0	0	0	0					HARE_STS				
R329736 (50808h)	RA_TIMER_Thread_ Ctrl_3	0	0	0	0	0	0	0	0	0	0	0	0	RA TIME	0 R NUM [5:0	0	0	00000008h
R329744	RA_TIMER1_Thread_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(50810h)	Ctrl_1	RA_ TIMER1_ IN_USE_ STS	RA_ TIMER1_ SHARE	0	0	0	0	0	0	0	0	0		RA_TII	MER1_OWI	NER [4:0]		
	RA_TIMER1_Thread_ Ctrl_2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
	RA_TIMER1_Thread_	0	0	0	0	0	0	0	0	0	0	0	0	RA_TIME 0	0	E_SET [4:0]	0	00000000h
(50814h)	Ctrl_3	0	0	0	0	0	0	0	0	0	0	0				E_CLR [4:0]		
	RA_TIMER1_Thread_ CtrI_4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	RA TIMER1 CAP EVT	00000001h
(50818h)	RA_TIMER1_Thread_ Ctrl_Debug_1							RA_TI	MER1_IN_U MER1_IN_	USE_DBG	[15:0]							00000000h
	RA_TIMER2_Thread_ Ctrl_1	RA_ TIMER2_ IN_USE_ STS	RA_ TIMER2_ SHARE	0	0	0	0	0	0	0	0	0	0	RA_TII	0 MER2_OWI	0 NER [4:0]	0	00000000h
	RA_TIMER2_Thread_ Ctrl 2	0	0	0	0	0	0	0	0	0	0	0	0	O TIME	0	0	0	00000000h
,	RA TIMER2 Thread	0	0	0	0	0	0	0	0	0	0	0	0	RA_TIME 0	R2_IN_USI	E_SET [4:0] 0	0	00000000h
(50824h)	Ctrl_3	0	0	0	0	0	0	0	0	0	0	0		RA_TIME	R2_IN_USI	E_CLR [4:0]		
	RA_TIMER2_Thread_ Ctrl_4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	RA_ TIMER2_ CAP_EVT	00000001h
	RA_TIMER2_Thread_ Ctrl_Debug_1		1						MER2_IN_U MER2_IN_			I		I	1	I	O/ 11 _L V I	00000000h



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 18 3 2	17 1	16 0	Default
R329776	RA_TIMER3_Thread_	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	00000000h
(50830h)	Ctrl_1	RA TIMER3_ IN_USE_ STS	RA TIMER3_ SHARE	0	0	0	0	0	0	0	0	0		RA_TIMER3_OWNE	R [4:0]		
R329778 (50832h)	RA_TIMER3_Thread_ Ctrl 2	0	0	0	0	0	0	0	0	0	0	0	0	0 0 RA TIMER3 IN USE	0 SET [4:0]	0	00000000h
R329780 (50834h)	RA_TIMER3_Thread_	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	00000000h
R329782	Ctrl_3 RA_TIMER3_Thread_	0	0	0	0	0	0	0	0	0	0	0	0	RA_TIMER3_IN_USE_	CLR [4:0] 0	0	00000001h
(50836h)	Ctr[_4	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0 -	RA_ TIMER3_ CAP_EVT	
R329784 (50838h)	RA_TIMER3_Thread_ Ctrl_Debug_1								MER3_IN_U IMER3_IN								00000000h
R329792	RA_TIMER4_Thread_	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	00000000h
(50840h)	Ctrl_1	RA TIMER4_ IN_USE_ STS	RA_ TIMER4_ SHARE	0	0	0	0	0	0	0	0	0		RA_TIMER4_OWNE			
R329794 (50842h)	RA_TIMER4_Thread_ Ctrl_2	0	0	0	0	0	0	0	0	0	0	0	0	0 0 RA TIMER4 IN USE	0 SET [4:0]	0	00000000h
R329796 (50844h)	RA_TIMER4_Thread_	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	00000000h
R329798	Ctrl_3 RA_TIMER4_Thread_	0	0	0	0	0	0	0	0	0	0	0	0	RA_TIMER4_IN_USE_	CLR [4:0] 0	0	00000001h
(50846h)	Ctrl_4	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0 .	RA_ TIMER4_ CAP_EVT	
R329800 (50848h)	RA_TIMER4_Thread_ Ctrl Debug 1								MER4_IN_U IMER4 IN			•	•		•		00000000h
R329808	RA_TIMER5_Thread_	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	00000000h
(50850h)	Ctrl_1	RA_ TIMER5_ IN_USE_ STS	RA_ TIMER5_ SHARE	0	0	0	0	0	0	0	0	0		RA_TIMER5_OWNE	R [4:0]		
R329810 (50852h)	RA_TIMER5_Thread_ Ctrl 2	0	0	0	0	0	0	0	0	0	0	0	0	0 0 RA_TIMER5_IN_USE_	0 SET [4:0]	0	00000000h
R329812	RA_TIMER5_Thread_	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	00000000h
(50854h) R329814	Ctrl_3 RA_TIMER5_Thread_	0	0	0	0	0	0	0	0	0	0	0	0	RA_TIMER5_IN_USE_	CLR [4:0] 0	0	00000000h
	Ctrl_4	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0 -	RA_ TIMER5_ CAP_EVT	
R329816 (50858h)	RA_TIMER5_Thread_ Ctrl_Debug_1								MER5_IN_U IMER5_IN								00000000h
R329824	RA_TIMER6_Thread_	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	00000000h
(50860h)	Ctrl_1	RA TIMER6_ IN_USE_ STS	RA_ TIMER6_ SHARE	0	0	0	0	0	0	0	0	0		RA_TIMER6_OWNE	R [4:0]		
R329826 (50862h)	RA_TIMER6_Thread_ Ctrl 2	0	0	0	0	0	0	0	0	0	0	0	0	0 0 RA TIMER6 IN USE	0 SET [4:0]	0	00000000h
R329828	RA TIMER6 Thread	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	00000000h
(50864h) R329830	Ctrl_3 RA_TIMER6_Thread_	0	0	0	0	0	0	0	0	0	0	0	0	RA_TIMER6_IN_USE_	CLR [4:0] 0	0	00000000h
(50866h)	Ctrl_4	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	RA_ TIMER6_ CAP_EVT	
R329832 (50868h)	RA_TIMER6_Thread_ Ctrl Debug 1								MER6_IN_U IMER6_IN								00000000h
R329840	RA_TIMER7_Thread_	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	00000000h
(50870h)	Ctrl_1	RA_ TIMER7_ IN_USE_ STS	RA_ TIMER7_ SHARE	0	0	0	0	0	0	0	0	0		RA_TIMER7_OWNE	R [4:0]		
R329842 (50872h)	RA_TIMER7_Thread_ Ctrl 2	0	0	0	0	0	0	0	0	0	0	0	0	0 0 RA TIMER7 IN USE	0 SET [4:0]	0	00000000h
R329844	RA_TIMER7_Thread_ Ctrl 3	0	0	0	0	0	0	0	0	0	0	0	0	0 0 RA TIMER7 IN USE	0	0	00000000h
R329846	RA_TIMER7_Thread_	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	00000000h
(50876h)	Ctrl_4	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0 .	RA_ TIMER7_ CAP_EVT	
	RA_TIMER7_Thread_ Ctrl_Debug_1								MER7_IN_L IMER7_IN_								00000000h
R329856 (50880h)	RA_TIMER8_Thread_ Ctrl 1	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	00000000h
(0000011)		RA_ TIMER8_ IN_USE_ STS	RA_ TIMER8_ SHARE	0	0	0	0	0	0	0	0	0		RA_TIMER8_OWNE	K [4:U]		



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
	RA_TIMER8_Thread_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(50882h) R329860	Ctrl_2 RA TIMER8 Thread	0	0	0	0	0	0	0	0	0	0	0	0	RA_TIME 0	R8_IN_US	E_SET [4:0] 0	0	00000000h
(50884h)	Ctr[_3	0	0	0	0	0	0	0	0	0	0	0				E_CLR [4:0]		
R329862 (50886h)	RA_TIMER8_Thread_ Ctrl_4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 RA	00000000h
(**************************************				Ü	Ü	Ü					0						TIMER8 CAP EVT	
R329864	RA_TIMER8_Thread_		l					RA_TI	MER8_IN_U	JSE_DBG0	[31:16]				1		O, 11 _ L V	00000000h
(50888h) R330752	Ctrl_Debug_1 RA DSPGP SET	0	0	0	0	0	0	RA_T	IMER8_IN_ 0	USE_DBG	0 [15:0]	0	0	0	1 0	0	0	000000FFh
(50C00h)	Thread_Ctrl_1	0	0	0	0	0	0	0	0	0	U			SET_STS [U	0000001111
R330756 (50C04h)	RA_DSPGP_SET_ Thread Ctrl 2	0	0	0	0	0	0	0	0	0	0	0	0	0 SHARE S	0	0	0	00000000h
R330760	RA_DSPGP_SET_	0	0	0	0	0	0	0	0	0	0	0	0	_SHARE_S	0	0	0	00000008h
(50C08h)	Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	_		A_DSPGP_				00000000
R330768 (50C10h)	RA_DSPGP_SET1_ Thread_Ctrl_1	0 RA	0 RA	0	0	0	0	0	0	0	0	0	0	RA DSPG	0 SP SET1 C	0 WNER [4:0	0	00000000h
		DSPGP_ SET1_IN_	DSPGP_ SET1_											_		•	•	
R330770	RA DSPGP SET1	USE_STS 0	SHARĒ 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
	Thread_Ctrl_2	0	0	0	0	0	0	0	0	0	0	0				USE_SET [4		0000000011
R330772 (50C14h)	RA_DSPGP_SET1_ Thread Ctrl 3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 USE CLR [4	0	00000000h
R330776	RA DSPGP SET1	U		U	U	U	0		SP_SET1_II			U		A_DOFGF_	OEII_IN_	U3E_CLR [*	+.UJ	00000000h
, ,	Thread_Ctrl_Debug_1						1 -		GP_SET1_				1 .	1 .	1 .	1	1	
	RA_DSPGP_SET2_ Thread_Ctrl_2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
30784 (50C20h)	0	0											R	A_DSPGP	SET2_IN_	USE_SET [4	1:0]	•
0																		
	RA_DSPGP_SET2_ Thread Ctrl 3	0	0	0	0	0	0	0	0	0	0	0	0 R	0 A DSPGP	0 SET2 IN	USE CLR [4	1:01	00000000h
	RA_DSPGP_SET2_							RA_DSP0	GP_SET2_II		GO [31:16]						,	00000000h
(50C28h) R330800	Thread_Ctrl_Debug_1 RA DSPGP SET3	0	0	0	0	0	0	RA_DSP	GP_SET2_I	IN_USE_DI	BG0 [15:0] 0	0	0	0	0	0	0	00000000h
(50C30h)	Thread_Ctrl_1	RA	RA	0	0	0	0	0	0	0	0	0				WNER [4:0]		0000000011
		DSPGP SET3_IN_	DSPGP_ SET3_ SHARE															
R330802	RA DSPGP SET3	USE_STS 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(50C32h)	Thread_Ctrl_2	0	0	0	0	0	0	0	0	0	0	0				USE_SET [4		
R330804 (50C34h)	RA_DSPGP_SET3_ Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0	0 R	0 A DSPGP	0 SET3 IN	USE CLR [4	1:0]	00000000h
R330808	RA_DSPGP_SET3_						l		SP_SET3_II							_ `	•	00000000h
(50C38h) R330816	Thread_Ctrl_Debug_1 RA DSPGP SET4	0	0	0	0	0	0	RA_DSP	GP_SET3_I	IN_USE_DI	BG0 [15:0] 0	0	0	0	1 0	0	0	00000000h
(50C40h)	Thread_Ctrl_1	RA	RA	0	0	0	0	0	0	0	0	0				WNER [4:0]		0000000011
		DSPGP_ SET4_IN_ USE_STS	DSPGP_ SET4_ SHARE															
	RA_DSPGP_SET4_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
	Thread_Ctrl_2	0	0	0	0	0	0	0	0	0	0	0				USE_SET [4		
R330820 (50C44h)	RA_DSPGP_SET4_ Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0	0 R	0 A DSPGP	0 SET4 IN	USE CLR [4	1:0]	00000000h
R330824	RA_DSPGP_SET4_						ı		SP_SET4_II		[]		ı					00000000h
(50C48h) R330832	Thread_Ctrl_Debug_1 RA_DSPGP_SET5	0	0	0	0	0	0	RA_DSP	GP_SET4_I	IN_USE_DI	BG0 [15:0] 0	0	0	0	0	0	0	00000000h
	Thread_Ctrl_1	RA_ DSPGP	RA_ DSPGP	0	0	0	0	0	0	0	0	0	-			WNER [4:0]		0000000011
		SET5 IN USE STS	SET5															
	RA_DSPGP_SET5_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
` ,	Thread_Ctrl_2	0	0	0	0	0	0	0	0	0	0	0				USE_SET [4		00000000
R330836 (50C54h)	RA_DSPGP_SET5_ Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0	0 R	0 A_DSPGP_	0 SET5_IN_	USE_CLR [4	1:0]	00000000h
R330840 (50C58h)	RA_DSPGP_SET5_ Thread Ctrl Debug 1		•				•		SP_SET5_II				•	-				00000000h
R330848	RA DSPGP SET6	0	0	0	0	0	0	RA_DSP	GP_SET5_I	IN_USE_DI	BG0 [15:0] 0	0	0	0	0	0	0	00000000h
	Thread_Ctrl_1	RA_ DSPGP_	RA_ DSPGP_	0	0	0	0	0	0	0	0	0				WNER [4:0]		2220000011
		SET6_IN_ USE_STS	SET6															
	RA_DSPGP_SET6_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(50C62h) R330852	Thread_Ctrl_2 RA DSPGP SET6	0	0	0	0	0	0	0	0	0	0	0	0 0	A_DSPGP_	SET6_IN_ 0	USE_SET [4	1:0]	00000000h
	Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0		_		USE CLR [4		0000000000



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R330856 (50C68h)	RA_DSPGP_SET6_ Thread Ctrl Debug 1			l .		l .			GP_SET6_II									00000000h
R330864	RA DSPGP SET7	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	00000000h
(50C70h)	Thread_Ctrl_1	RA_ DSPGP_ SET7_IN_ USE_STS		0	0	0	0	0	0	0	0	0				WNER [4:0		
R330866 (50C72h)	RA_DSPGP_SET7_ Thread Ctrl 2	0	0	0	0	0	0	0	0	0	0	0	0 R	0 A DSPGP	SET7 IN I	0 USE SET [4	1:01	00000000h
R330868	RA_DSPGP_SET7_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(50C74h)	Thread_Ctrl_3	0	0	0	0	0	0	0	0 GP SET7 II	0	0	0	R	A_DSPGP	_SET7_IN_I	USE_CLR [4	4:0]	00000000
R330872 (50C78h)	RA_DSPGP_SET7_ Thread_Ctrl_Debug_1								GP_SET7_I									00000000h
R330880 (50C80h)	RA_DSPGP_SET8_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
	Thread_Ctrl_1 RA_DSPGP_SET8_	RA_ DSPGP_ SET8_IN_ USE_STS	RA_ DSPGP_ SET8_ SHARE	0	0	0	0	0	0	0	0	0	0	RA_DSPG	GP_SE18_C	0WNER [4:0]	J T 0	00000000h
(50C82h)	Thread_Ctrl_2	0	0	0	0	0	0	0	0	0	0	0				USE_SET [4		0000000011
R330884	RA_DSPGP_SET8_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(50C84h) R330888	Thread_Ctrl_3 RA DSPGP SET8	0	0	0	0	0	0	RA DSP(0 GP SET8 II	0 N LISE DR	0	0	R	A_DSPGP	_SET8_IN_I	USE_CLR [4	4:0]	00000000h
(50C88h)	Thread_Ctrl_Debug_1								GP_SET8_I									0000000011
R331776 (51000h)	RA_SPARE_A_Thread_ Ctrl 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000FFFFh
R331780	RA SPARE A Thread	0	0	0	0	0	0	I 0	A_SPARE_ 0	A_STS [15:	0	0	0	0	0	0	0	00000000h
(51004h)	Ctrl_2								PARE_A_S									000000000
R331784 (51008h)	RA_SPARE_A_Thread_ Ctrl 3	0	0	0	0	0	0	0	0	0	0	0	0	0 RA SPARE	0 A NUM [5	0	0	00000010h
R331792	RA SPARE A1	0	0	0	0	0	0	0	0	0	0	0	0	0	_A_NON [3	0	0	00000000h
(51010h)	Thread_Ctrl_1	RA_ SPARE_ A1_IN_ USE STS	RA_ SPARE_ A1_ SHARE	0	0	0	0	0	0	0	0	0		RA_SPA	RE_A1_OV	VNER [4:0]		
R331794	RA_SPARE_A1_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(51012h)	Thread_Ctrl_2	0	0	0	0	0	0	0	0	0	0	0			_A1_IN_U	SE_SET [4:0	-	
R331796 (51014h)	RA_SPARE_A1_ Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0	0	0 RA SPARE	E A1 IN US	SE CLR [4:0	0	00000000h
R331800	RA_SPARE_A1_				ı				ARE_A1_IN		• •			_		_ `	•	00000000h
(51018h) R331808	Thread_Ctrl_Debug_1 RA SPARE A2	0	0	0	0	0	0	RA_SP.	ARE_A1_IN	_USE_DB0	30 [15:0] 0	0	0	0	0	Ι ο	0	00000000h
(51020h)	Thread_Ctrl_1	RA_ SPARE_ A2_IN_ USE_STS	RA_ SPARE_ A2_ SHARE	0	0	0	0	0	0	0	0	0	0		RE_A2_OV	VNER [4:0]	0	0000000011
R331810	RA_SPARE_A2_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(51022h) R331812	Thread_Ctrl_2 RA SPARE A2	0	0	0	0	0	0	0	0	0	0	0	0	RA_SPARE	E_A2_IN_U	SE_SET [4:0	0]	00000000h
(51024h)	Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0				SE_CLR [4:0		0000000011
R331816 (51028h)	RA_SPARE_A2_ Thread_Ctrl_Debug_1								ARE_A2_IN									00000000h
	RA SPARE A3	0	0	0	0	0	0	0 RA_SP	ARE_A2_IN	0 0 0	0 [15:0]	0	0	0	0	0	0	00000000h
(51030h)	Thread_Ctrl_1	RA_ SPARE_ A3_IN_ USE_STS		0	0	0	0	0	0	0	0	0			RE_A3_OV			
	RA_SPARE_A3_ Thread Ctrl 2	0	0	0	0	0	0	0	0	0	0	0	0	RA SPARE	0 = A3 IN U	0 SE SET [4:0	0	00000000h
R331828	RA_SPARE_A3_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
	Thread_Ctrl_3 RA_SPARE_A3_	0	0	0	0	0	0	0 RA_SPA	0 ARE_A3_IN	0 _USE_DBG	0 [31:16]	0		RA_SPARE	E_A3_IN_U	SE_CLR [4:0	0]	00000000h
(51038h)	Thread_Ctrl_Debug_1	_		^		^			ARE_A3_IN						_			00000000
R331840 (51040h)	RA_SPARE_A4_ Thread_Ctrl_1	RA_ SPARE_ A4_IN_ USE_STS	RA_ SPARE_ A4_ SHARE	0	0	0	0	0	0	0	0	0	0	RA_SPA	L 0 RE_A4_OV	0 VNER [4:0]	0	00000000h
R331842 (51042h)	RA_SPARE_A4_ Thread Ctrl 2	0	0	0	0	0	0	0	0	0	0	0	0	O DA SDADE	0	0 SE SET [4:0	0	00000000h
R331844	RA_SPARE_A4_	0	0	0	0	0	0	0	0	0	0	0	0	0	=_A4_IN_U	0 0	0	00000000h
(51044h)	Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0		RA_SPARE	_A4_IN_U	SE_CLR [4:0	0]	
R331848 (51048h)	RA_SPARE_A4_ Thread_Ctrl_Debug_1	-							ARE_A4_IN ARE_A4_IN									00000000h
R331856 (51050h)	RA_SPARE_A5_ Thread_Ctrl_1	0 RA_ SPARE_ A5 IN	0 RA_ SPARE_ A5	0	0	0	0	0	0	0	0	0	0	0 RA_SPA	0 RE_A5_OV	0 VNER [4:0]	0	00000000h
		USE_STS	SHARE															



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 18 17 16 3 2 1 0	Default
R331858	RA_SPARE_A5_	0	0	0	0	0	0	0	0	0	0	0	0	0 0 0 0	00000000h
(51052h)	Thread_Ctrl_2	0	0	0	0	0	0	0	0	0	0	0		RA_SPARE_A5_IN_USE_SET [4:0]	
R331860 (51054h)	RA_SPARE_A5_ Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0	0	0 0 0 0 0 RA SPARE A5 IN USE CLR [4:0]	00000000h
R331864 (51058h)	RA_SPARE_A5_ Thread Ctrl Debug 1						-			_USE_DBG		1			00000000h
R331872	RA SPARE A6	0	0	0	0	0	0	KA_SP/	ARE_A5_IN	I_USE_DBO	0 [15:0]	0	0	0 0 0 0	00000000h
(51060h)	Thread_Ctrl_1	RA_ SPARE_ A6_IN_ USE_STS	RA_ SPARE_ A6	0	0	0	0	0	0	0	0	0		RA_SPARE_A6_OWNER [4:0]	_
R331874 (51062h)	RA_SPARE_A6_ Thread Ctrl 2	0	0	0	0	0	0	0	0	0	0	0	0	0 0 0 0 0 RA SPARE A6 IN USE SET [4:0]	00000000h
R331876	RA_SPARE_A6_	0	0	0	0	0	0	0	0	0	0	0	0	0 0 0 0	00000000h
(51064h)	Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0		RA_SPARE_A6_IN_USE_CLR [4:0]	000000001
R331880 (51068h)	RA_SPARE_A6_ Thread_Ctrl_Debug_1									_USE_DBG I_USE_DBG					00000000h
R331888	RA_SPARE_A7_	0	0	0	0	0	0	0	0	0	0	0	0	0 0 0 0	00000000h
(51070h)	Thread_Ctrl_1	RA_ SPARE_ A7_IN_ USE_STS	RA_ SPARE_ A7_ SHARE	0	0	0	0	0	0	0	0	0		RA_SPARE_A7_OWNER [4:0]	
R331890 (51072h)	RA_SPARE_A7_ Thread_Ctrl_2	0	0	0	0	0	0	0	0	0	0	0	0	0 0 0 0 0	00000000h
R331892	RA SPARE A7	0	0	0	0	0	0	0	0	0	0	0	0	RA_SPARE_A7_IN_USE_SET [4:0] 0	00000000h
(51074h)	Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0		RA_SPARE_A7_IN_USE_CLR [4:0]	
R331896 (51078h)	RA_SPARE_A7_ Thread_Ctrl_Debug_1									_USE_DBG I USE DB(00000000h
R331904	RA_SPARE_A8_	0	0	0	0	0	0	0	0	0	0	0	0	0 0 0 0	00000000h
(51080h)	Thread_Ctrl_1	RA_ SPARE_ A8_IN_ USE_STS	RA_ SPARE_ A8_ SHARE	0	0	0	0	0	0	0	0	0		RA_SPARE_A8_OWNER [4:0]	
R331906 (51082h)	RA_SPARE_A8_ Thread Ctrl 2	0	0	0	0	0	0	0	0	0	0	0	0	0 0 0 0 0 RA SPARE A8 IN USE SET [4:0]	00000000h
R331908	RA_SPARE_A8_	0	0	0	0	0	0	0	0	0	0	0	0	0 0 0 0	00000000h
(51084h) R331912	Thread_Ctrl_3 RA SPARE A8	0	0	0	0	0	0	0 RA SPA	0 RF A8 IN	USE DBG	0 [31:16]	0		RA_SPARE_A8_IN_USE_CLR [4:0]	00000000h
(51088h)	Thread_Ctrl_Debug_1									LUSE_DBO					0000000011
R331920 (51090h)	RA_SPARE_A9_ Thread_Ctrl_1	RA_ SPARE_ A9_IN_ USE_STS	RA_ SPARE_ A9_ SHARE	0	0	0	0	0	0	0	0	0	0	0 0 0 0 0 RA_SPARE_A9_OWNER [4:0]	00000000h
R331922	RA_SPARE_A9_	0	0	0	0	0	0	0	0	0	0	0	0	0 0 0 0	00000000h
(51092h) R331924	Thread_Ctrl_2 RA SPARE A9	0	0	0	0	0	0	0	0	0	0	0	0	RA_SPARE_A9_IN_USE_SET [4:0] 0	00000000h
(51094h)	Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0	Ů	RA_SPARE_A9_IN_USE_CLR [4:0]	0000000011
R331928 (51098h)	RA_SPARE_A9_ Thread_Ctrl_Debug_1									_USE_DBG I USE DBG					00000000h
R331936	RA SPARE A10	0	0	0	0	0	0	0	0	0	0	0	0	0 0 0 0	00000000h
(510A0h)	Thread_Ctrl_1	RA_ SPARE_ A10_IN_ USE_STS	RA_ SPARE_ A10_ SHARE	0	0	0	0	0	0	0	0	0		RA_SPARE_A10_OWNER [4:0]	
R331938 (510A2h)	RA_SPARE_A10_ Thread Ctrl 2	0	0	0	0	0	0	0	0	0	0	0	0	0 0 0 0 0 RA SPARE A10 IN USE SET [4:0]	00000000h
R331940	RA_SPARE_A10_	0	0	0	0	0	0	0	0	0	0	0	0	0 0 0 0	00000000h
(510A4h)	Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0		RA_SPARE_A10_IN_USE_CLR [4:0]	
R331944 (510A8h)	RA_SPARE_A10_ Thread_Ctrl_Debug_1							RA_SPA		I_USE_DBO N_USE_DB					00000000h
R331952 (510B0h)	RA_SPARE_A11_ Thread_Ctrl_1	RA_ SPARE_ A11_IN_ USE_STS	RA_ SPARE_ A11_ SHARE	0	0	0	0	0	0	0	0	0	0	0 0 0 0 RA_SPARE_A11_OWNER [4:0]	00000000h
R331954 (510B2h)	RA_SPARE_A11_ Thread_Ctrl_2	0	0	0	0	0	0	0	0	0	0	0	0	0 0 0 0 0 RA SPARE A11 IN USE SET [4:0]	00000000h
R331956 (510B4h)	RA_SPARE_A11_ Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0	0	0 0 0 0 0 RA SPARE A11 IN USE CLR [4:0]	00000000h
,	RA_SPARE_A11_ Thread Ctrl Debug 1	0	U	U	v	I v	ı v	RA_SPA	RE_A11_IN	LUSE_DB0	60 [31:16]	I v	I	10 _OI AIRE_A II _ 11 _ UOE _ OLA [4.0]	00000000h
R331968	RA SPARE A12	0	0	0	0	0	0	RA_SPA	ARE_A11_IN	N_USE_DB	G0 [15:0] 0	0	0		00000000h
(510C0h)	Thread_Ctrl_1	RA_ SPARE_ A12_IN_ USE_STS	RA_ SPARE	0	0	0	0	0	0	0	0	0	-	RA_SPARE_A12_OWNER [4:0]	
	RA_SPARE_A12_ Thread_Ctrl_2	0	0	0	0	0	0	0	0	0	0	0	0	0 0 0 0 0 RA_SPARE_A12_IN_USE_SET [4:0]	00000000h



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R331972 (510C4h)	RA_SPARE_A12_ Thread Ctrl 3	0	0	0	0	0	0	0	0	0	0	0	0	0 PA SPARE	0 Δ12 IN 119	0 SE CLR [4:0	0	00000000h
R331976	RA SPARE A12	U	U	U	U	U	U		RE_A12_IN	·		U		NA_SFARE	_A 12_IIN_U	3E_CLR [4.0	ני	00000000h
(510C8h)	Thread_Ctrl_Debug_1								RE_A12_IN					1 0			•	
R331984 (510D0h)	RA_SPARE_A13_ Thread_Ctrl_1	0 RA	0 RA	0	0	0	0	0	0	0	0	0	0	RA SPAF	0 RE A13 OV	0 VNER [4:0]	0	00000000h
		SPARE_ A13_IN_ USE_STS	SPARE_ A13_ SHARE													[]		
R331986 (510D2h)	RA_SPARE_A13_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(/	Thread_Ctrl_2 RA SPARE A13	0	0	0	0	0	0	0	0	0	0	0	0	RA_SPARE_ 0	_A13_IN_US	SE_SET [4:0	0	00000000h
(510D4h)	Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0			A13_IN_U	SE_CLR [4:0		
R331992 (510D8h)	RA_SPARE_A13_ Thread Ctrl Debug 1								RE_A13_IN RE A13 IN									00000000h
R332000	RA_SPARE_A14_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(510E0h)	Thread_Ctrl_1	RA_ SPARE_ A14_IN_ USE_STS	RA_ SPARE_ A14_ SHARE	0	0	0	0	0	0	0	0	0		RA_SPAF	RE_A14_OV	VNER [4:0]		
R332002 (510E2h)	RA_SPARE_A14_ Thread Ctrl 2	0	0	0	0	0	0	0	0	0	0	0	0	0 DA SDADE	0 A14 IN US	0 SE SET [4:0	0	00000000h
, ,	RA_SPARE_A14_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(510E4h)	Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0	F	RA_SPARE	A14_IN_U	SE_CLR [4:0)]	00000000
R332008 (510E8h)	RA_SPARE_A14_ Thread_Ctrl_Debug_1								RE_A14_IN RE A14 IN									00000000h
	RA_SPARE_A15_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(510F0h)	Thread_Ctrl_1	RA_ SPARE_ A15_IN_ USE_STS	RA_ SPARE_ A15_ SHARE	0	0	0	0	0	0	0	0	0		RA_SPAF	RE_A15_OV	VNER [4:0]		
	RA_SPARE_A15_ Thread Ctrl 2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
R332020	RA SPARE A15	0	0	0	0	0	0	0	0	0	0	0	0	0	_A 15_IN_U	SE_SET [4:0 0	0	00000000h
(510F4h)	Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0	ı	RA_SPARE	A15_IN_U	SE_CLR [4:0)]	
R332024 (510F8h)	RA_SPARE_A15_ Thread_Ctrl_Debug_1								RE_A15_IN RE A15 IN									00000000h
R332032	RA_SPARE_A16_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(51100h)	Thread_Ctrl_1	RA_ SPARE_ A16_IN_ USE_STS	RA_ SPARE_ A16_ SHARE	0	0	0	0	0	0	0	0	0		RA_SPAF	RE_A16_OV	VNER [4:0]		
R332034 (51102h)	RA_SPARE_A16_ Thread Ctrl 2	0	0	0	0	0	0	0	0	0	0	0	0	0 DA SDADE	0 A16 IN U	0 SE SET [4:0	0	00000000h
R332036	RA_SPARE_A16_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(51104h)	Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0	ı	RA_SPARE	A16_IN_U	SE_CLR [4:0)]	00000000
R332040 (51108h)	RA_SPARE_A16_ Thread_Ctrl_Debug_1								RE_A16_IN RE_A16_IN									00000000h
R332800	RA_SPARE_B_Thread_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	000000FFh
(51400h) R332804	Ctrl_1 RA SPARE B Thread	0	0	0	0	0	0	0	0	0	0	0 F	RA_SPARE 0	_B_STS [7:	0] I 0	0	0	00000000h
(51404h)	Ctrl_2	0	0	0	0	0	0	0	0			RA_S	SPARE_B_S	SHARE_ST	S [7:0]			
R332808 (51408h)	RA_SPARE_B_Thread_ Ctrl 3	0	0	0	0	0	0	0	0	0	0	0	0	0 RA SPARE	B NUM I5:	0	0	00000008h
R332816	RA_SPARE_B1_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(51410h)	Thread_Ctrl_1	RA_ SPARE_ B1_IN_ USE_STS	RA_ SPARE_ B1_ SHARE	0	0	0	0	0	0	0	0	0		RA_SPAI	RE_B1_OW	NER [4:0]		
R332818 (51412h)	RA_SPARE_B1_ Thread Ctrl 2	0	0	0	0	0	0	0	0	0	0	0	0	0 RA SPARE	0 R1 IN US	0 SE SET [4:0]	0	00000000h
R332820	RA_SPARE_B1_	0	0	0	0	0	0	0	0	0	0	0	0	0	_B1_IN_US	0	0	00000000h
(51414h) R332824	Thread_Ctrl_3	0	0	0	0	0	0	0 DA CDA	0 RE B1 IN	0	0	0		RA_SPARE	B1_IN_US	E_CLR [4:0]		0000000
	RA_SPARE_B1_ Thread_Ctrl_Debug_1								ARE_B1_IN ARE_B1_IN									00000000h
R332832 (51420b)	RA_SPARE_B2_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
	Thread_Ctrl_1	RA_ SPARE_ B2_IN_ USE_STS	RA_ SPARE_ B2_ SHARE	0	0	0	0	0	0	0	0	0		RA_SPAI	RE_B2_OW	NER [4:0]		
	RA_SPARE_B2_ Thread Ctrl 2	0	0	0	0	0	0	0	0	0	0	0	0	0 DA CDADE	0 D2 IN 110	0	0	00000000h
, ,	RA SPARE B2	0	0	0	0	0	0	0	0	0	0	0	0	RA_SPARE 0	_B2_IN_US	SE_SET [4:0] 0	0	00000000h
(51424h)	Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0		RA_SPARE	B2_IN_US	E_CLR [4:0]		
R332840 (51428h)	RA_SPARE_B2_ Thread_Ctrl_Debug_1								RE_B2_IN ARE B2 IN		<u> </u>							00000000h
. ,		l						017	,,,,		. [•]							



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R332848	RA_SPARE_B3_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(51430h)	Thread_Ctrl_1	RA_ SPARE_ B3_IN_ USE_STS	RA_ SPARE_ B3_ SHARE	0	0	0	0	0	0	0	0	0		RA_SPA	RE_B3_OV	VNER [4:0]		
R332850 (51432h)	RA_SPARE_B3_ Thread_Ctrl_2	0	0	0	0	0	0	0	0	0	0	0	0	0 RA SPARE	0 E B3 IN US	0 SE SET [4:0	0	00000000h
R332852 (51434h)	RA_SPARE_B3_ Thread Ctrl 3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 SE CLR [4:0	0	00000000h
R332856	RA SPARE B3	U	U	U	U	U	U			USE_DBG		U		IVA_OFAIN		3L_OLI\ [4.0	<i>'</i>]	00000000h
(51438h)	Thread_Ctrl_Debug_1							RA_SP	ARE_B3_IN	LUSE_DBO	30 [15:0]							
R332864 (51440h)	RA_SPARE_B4_ Thread Ctrl 1	0	0	0	0	0	0	0	0	0	0	0	0	0	RE B4 OV	0	0	00000000h
. ,		RA_ SPARE_ B4_IN_ USE_STS	RA_ SPARE_ B4_ SHARE	0	0	U	0	0	0	0	0	0		KA_SPA	RE_B4_OV	VNER [4:0]		
R332866 (51442h)	RA_SPARE_B4_ Thread_Ctrl_2	0	0	0	0	0	0	0	0	0	0	0	0	0 RA SPARE	0 E B4 IN US	0 SE SET [4:0	0	00000000h
R332868	RA_SPARE_B4_	0	0	0	0	0	0	0	0	0	0	0	0	- 0	0	0	0	00000000h
(51444h) R332872	Thread_Ctrl_3 RA SPARE B4	0	0	0	0	0	0	0	0 DE D4 IN	USE DBG	0 [21:16]	0		RA_SPARE	E_B4_IN_US	SE_CLR [4:0)]	00000000h
(51448h)	Thread_Ctrl_Debug_1									USE DBO	<u> </u>							0000000011
R332880	RA_SPARE_B5_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(51450h)	Thread_Ctrl_1	RA_ SPARE_ B5_IN_ USE_STS	RA_ SPARE_ B5_ SHARE	0	0	0	0	0	0	0	0	0		RA_SPA	RE_B5_OV	VNER [4:0]		
R332882 (51452h)	RA_SPARE_B5_ Thread Ctrl 2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
R332884	RA SPARE B5	0	0	0	0	0	0	0	0	0	0	0	0	RA_SPARE	0 =B2_IN_O	SE_SET [4:0	0	00000000h
(51454h)	Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0				SE_CLR [4:0		0000000011
R332888 (51458h)	RA_SPARE_B5_ Thread_Ctrl_Debug_1									_USE_DBG								00000000h
R332896	RA_SPARE_B6_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(51460h)	Thread_Ctrl_1	RA_ SPARE_ B6_IN_ USE_STS	RA_ SPARE_ B6_ SHARE	0	0	0	0	0	0	0	0	0		RA_SPA	RE_B6_OV	VNER [4:0]		
R332898 (51462h)	RA_SPARE_B6_ Thread Ctrl 2	0	0	0	0	0	0	0	0	0	0	0	0	O DA SDADE	0 = B6 IN 119	0 SE SET [4:0	0	00000000h
R332900	RA SPARE B6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(51464h)	Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0		RA_SPARE	B6_IN_US	SE_CLR [4:0)]	
R332904 (51468h)	RA_SPARE_B6_ Thread_Ctrl_Debug_1									_USE_DBG I USE_DBG								00000000h
R332912	RA_SPARE_B7_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(51470h)	Thread_Ctrl_1	RA_ SPARE_ B7_IN_ USE_STS	RA_ SPARE_ B7_ SHARE	0	0	0	0	0	0	0	0	0		RA_SPA	RE_B7_OV	VNER [4:0]	•	
R332914 (51472h)	RA_SPARE_B7_ Thread Ctrl 2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
	RA SPARE B7	0	0	0	0	0	0	0	0	0	0	0	0	RA_SPARE 0	0	SE_SET [4:0	0	00000000h
(51474h)	Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0		RA_SPARE		SE_CLR [4:0)]	
R332920 (51478h)	RA_SPARE_B7_ Thread Ctrl Debug 1			-						_USE_DBG						-		00000000h
R332928	RA SPARE B8	0	0	0	0	0	0	0 0	0 0	1_09E_DB(0 [15.0]	0	0	0	0	0	0	00000000h
(51480h)	Thread_Ctrl_1	RA_ SPARE_ B8_IN_ USE_STS	RA_ SPARE_ B8	0	0	0	0	0	0	0	0	0			RE_B8_OW	VNER [4:0]		
	RA_SPARE_B8_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(51482h) R332932	Thread_Ctrl_2 RA SPARE B8	0	0	0	0	0	0	0	0	0	0	0	0	RA_SPARE 0	E_B8_IN_US 0	SE_SET [4:0)] 0	00000000h
(51484h)	Thread_Ctrl_3	0	0	0	0	0	0	0	0	0	0	0	U			SE_CLR [4:0		000000001
(51488h)	RA_SPARE_B8_ Thread_Ctrl_Debug_1									USE_DBG		•	•					00000000h
R333824 (51800h)	RA_UART_Thread_Ctrl_ 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 RA_ UART_ STS	00000001h
R333828	RA_UART_Thread_Ctrl_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(51804h)	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	RA_ UART_ SHARE_ STS	
R333832 (51808h)	RA_UART_Thread_Ctrl_ 3	. 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000001h
(3 100011)	2	0	0	0	0	0	0	0	0	0	0			KA_UAR	T_NUM [5:0]	J		



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R333840 (51810h)	RA_UART1_Thread_ Ctrl_1	0 RA	0 RA	0	0	0	0	0	0	0	0	0	0	0 RA UA	0 ART1_OWN	0 JER [4:0]	0	00000000h
		UART1_ IN_USE_ STS	UART1_ SHARE	-	-	,			-	-	-	-				()		
R333842 (51812h)	RA_UART1_Thread_ Ctrl_2	0	0	0	0	0	0	0	0	0	0	0	0	0 RA UAR	0 T1 IN USE	0 SET [4:0]	0	00000000h
R333844 (51814h)	RA_UART1_Thread_ Ctrl 3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 CLR [4:0]	0	00000000h
R333848 (51818h)	RA_UART1_Thread_ Ctrl Debug 1	U	U	U	0	U	U	RA_U	JART1_IN_L JART1_IN_	JSE_DBG0	[31:16]	0		IVA_UAIN	11_111_031	CLIV [4.0]		00000000h
R524288 (80000h)	DSP1_PMEM_0	0	0	0	0	0	0	0	OSP1 PM S		. ,	[OSP1_PM_S	START [39:3	32]			00000000h
R524290 (80002h)	DSP1_PMEM_1								DSP1_PM_		•		DOD4 D	1 1 700 001				00000000h
R524292	DSP1_PMEM_2	0	0	0	0	0	0	0		И_1 [31:16]			DSP1_PI	И_1 [39:32]				00000000h
(80004h) R561146	DSP1_PMEM_18429	0	0	0	0	0	0	0	DSP1_PI	M_1 [15:0]			DSP1_PM_	12286 [39:3	2]			00000000h
(88FFAh) R561148	DSP1 PMEM 18430		•	•	•	•	•		DSP1_PM_ DSP1_PM		•							00000000h
(88FFCh)	DSP1 PMEM 18431	0	0	0	0	0	0	0	0 DSP1 PM				DSP1_PM_	END [39:32	2]			00000000h
(88FFEh)							1 -		DSP1_PM		-							
R655360 (A0000h)	DSP1_XMEM_0	0	0	0	0	0	0	0	DSP1_XM_	START [15:	0]	L	OSP1_XM_S	START [23:1	[6]			00000000h
R655362 (A0002h)	DSP1_XMEM_1	0	0	0	0	0	0	0	0 DSP1_XI	M_1 [15:0]			DSP1_XM	И_1 [23:16]				00000000h
R696316 (A9FFCh)	DSP1_XMEM_20478	0	0	0	0	0	0	0	0 DSP1 XM	20478 [15:0	01		DSP1_XM_	20478 [23:1	6]			00000000h
R696318 (A9FFEh)	DSP1_XMEM_20479	0	0	0	0	0	0	0	0 DSP1_XM	END [15:0	1		DSP1_XM_	END [23:16	6]			00000000h
R786432 (C0000h)	DSP1_YMEM_0	0	0	0	0	0	0	0	0 DSP1 YM			[OSP1_YM_S	START [23:1	[6]			00000000h
R786434 (C0002h)	DSP1_YMEM_1	0	0	0	0	0	0	0	0	M 1 [15:0]	oj		DSP1_YM	И_1 [23:16]				00000000h
R802812 (C3FFCh)	DSP1_YMEM_8190	0	0	0	0	0	0	0	0		,		DSP1_YM_	8190 [23:16	6]			00000000h
R802814	DSP1_YMEM_8191	0	0	0	0	0	0	0	DSP1_YM_				DSP1_YM_	END [23:16	6]			00000000h
(C3FFEh) R917504	DSP1_ZMEM_0	0	0	0	0	0	0	0	DSP1_YM_			[OSP1_ZM_S	START [23:1	6]			00000000h
(E0000h)	DSP1_ZMEM_1	0	0	0	0	0	0	0	DSP1_ZM_S 0		0]		DSP1_ZN	И_1 [23:16]				00000000h
(E0002h) R925692	DSP1_ZMEM_4094	0	0	0	0	0	0	0	0	M_1 [15:0]			DSP1_ZM_	4094 [23:16	6]			00000000h
(E1FFCh) R925694	DSP1_ZMEM_4095	0	0	0	0	0	0	0	DSP1_ZM_ 0	_4094 [15:0			DSP1_ZM_	END [23:16	6]			00000000h
(E1FFEh) R1048064	DSP1_Config_1	0	0	0	0	0	0	0	DSP1	_END [15:0	0	0	0	0	0	0	0	00000000h
(FFE00h)		0		DCD4 D	ATE (2.0)		0	0	FLL_AŌ_ CLKĒNĀ	0	0	0	DSP1	DCD4	0	DCD4	DSP1	_
		U		חסרו_ת	ATE [3:0]		U	0	0	0	U	U	MEM_ENA	DSP1_ DBG_ CLK_ENA		DSP1_ CORE_ ENA	START	
R1048066 (FFE02h)	DSP1_Config_2	0	0	0	0	0	0	0 DS	0 P1 CLK FF	0 REQ SEL [0	0	0	0	0	0	0	00000000h
R1048068 (FFE04h)	DSP1_Status_1	DSP1_ PING_ FULL	DSP1_ PONG_ FULL	0	0	0	0	0	0			DSP1_W	/DMA_ACT	IVE_CHANN	NELS [7:0]			00000000h
P1048070	DSP1 Status 2	0	0	0	0	0	0	0 DSP1 DIJ	0 ALMEM CO	0 DLUSION A	0 ADDR (15:0	0	0	0	0	0	0	00000000h
(FFE06h)	DOI 1_Otatus_2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_ CLK_	0000000011
R1048072 (FFE08h)	DSP1_Status_3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	AVAIL 0	00000000h
R1048074	DSP1_Watchdog_1	0	0	0	0	0	0	DS 0	0	REQ_STS[0	0	0	0	0	0	0	00000000h
(FFE0Ah)	DODA WIDMA Duffer A	0	0	0	0	0	0	0 D1 STADT	0	0 : WDMA B	0	0	DSF	P1_WDT_M	AX_COUN	1 [3:0]	DSP1_ WDT_ENA	
(FFE10h)	DSP1_WDMA_Buffer_1						DS	P1_START	_ADDRESS _ADDRESS	_WDMA_B	UFFER_0[15:0]						00000000h
R1048082 (FFE12h)	DSP1_WDMA_Buffer_2								_ADDRESS _ADDRESS									00000000h
R1048084 (FFE14h)	DSP1_WDMA_Buffer_3								_ADDRESS									00000000h
R1048086 (FFE16h)	DSP1_WDMA_Buffer_4						DS	P1_START	_ADDRESS	_WDMA_B	UFFER_7 [15:0]						00000000h
(1 1 = 1011)							DS	LI 2 IAKI	_ADDRESS	_wdma_b	∪ՐՐԷK_၆ [ıɔːUJ						1



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R1048096 (FFE20h)	DSP1_RDMA_Buffer_1				ı	ı		P1_START									II.	00000000h
R1048098 (FFE22h)	DSP1_RDMA_Buffer_2						DS	P1_START	_ADDRESS	 _RDMA_BU	JFFER_3 [15:0]						00000000h
R1048100 (FFE24h)	DSP1_RDMA_Buffer_3						DS	P1_START	ADDRESS	RDMA_BL	JFFER_5 [15:0]						00000000h
R1048112	DSP1_DMA_Config_1	0	0	0	0	0	0	P1_START_ 0	0			DSP1_W	/DMA_CHA	NNEL_ENA	ABLE [7:0]			00000000h
(FFE30h) R1048114	DSP1 DMA Config 2	0	0	0	0	0	0	0	DSP1_I	DMA_BUFF 0	ER_LENG	TH [13:0] 0	0	0	0	0	0	00000000h
(FFE32h) R1048116	DSP1 DMA Config 3	0	0	0	0	0	0	0	0	0	0	DSP1_W		NNEL_OFF		SET (E:0)	ı.	00000000h
(FFE34h)		0	0	0	0	0	0	0	0	0	0		DSP1_F	RDMA_CHA	NNEL_ENA	BLE [5:0]	_	
R1048118 (FFE36h)	DSP1_DMA_Config_4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP1_ DMA_ WORD_ SEL	00000000h
R1048120 (FFE38h)	DSP1_External_Start	0	0	0	0	0	0	0	0	0	0	0	0	0 DSP1 S	0 START IN	0 SEL [4:0]	0	00000000h
R1048128 (FFE40h)	DSP1_Scratch_1		-				1		SP1_SCRA		:0]		l					00000000h
R1048130	DSP1_Scratch_2							D	SP1_SCRA SP1_SCRA	ATCH_3 [15	:0]							00000000h
(FFE42h) R1048146	DSP1 Bus Error Addr	0	0	0	0	0	0	0	SP1_SCRA	ATCH_2 [15:	:0]	DSP	1 BUS EF	RR ADDR [2	23:16]			00000000h
(FFE52h)		DCD1	0	1 0	0	<u> </u>	0	DSF 0	1_BUS_EF	RR_ADDR [15:0]		0		0	0	1 0	00000000h
(FFE54h)	DSP1_Ext_window_A	DSP1_ EXT_A_ PSIZE16	0	0	U	0	0	U	U	U	U	0	U	0	U	U	0	000000001
R1048150	DSP1 Ext window B	DSP1	0	0	0	0	0	0 0	SP1_EXT_ <i>E</i>	A_PAGE [15 0	i:0] 0	0	0	0	0	0	0	00000000h
(FFE56h)		EXT_B_ PSIZE16																
R1048152	DSP1_Ext_window_C	DSP1_	0	0	0	0	0	0 0	SP1_EXT_E	3_PAGE [15 0	i:0] 0	0	0	0	0	0	0	00000000h
(FFE58h)		EXT_C_ PSIZE16																
R1048154	DSP1_Ext_window_D	DSP1_	0	0	0	0	0	0	SP1_EXT_0	C_PAGE [15	0	0	0	0	0	0	0	00000000h
(FFE5Ah)		EXT_D_ PSIZE16							OD4 EVT I	DAOE ME	.01							<u> </u>
R1048158 (FFE5Eh)	DSP1_Watchdog_2	0	0	0	0	0	0	0	SP1_EXT_E 0 SP1_WDT	0	0	0	0	0	0	0	0	00000000h
R1048160 (FFE60h)	DSP1_Identity	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
R1048164	DSP1_Region_lock_sts_	0	0	0	0	0	0	0	0	0	0	0	0	0 0	ORE_NUM	BER [4:0] 0	0	00000000h
(FFE64h)	0	0	0	0	0	0	0	DSP1_ CTRL_ REGION9_ LOCK_ STS	DSP1_ CTRL_ REGION8_ LOCK_ STS	DSP1_ CTRL_ REGION7_ LOCK_ STS	DSP1_ CTRL_ REGION6_ LOCK_ STS	DSP1_ CTRL_ REGION5_ LOCK_ STS	DSP1_ CTRL_ REGION4_ LOCK_ STS	DSP1_ CTRL_ REGION3_ LOCK_ STS	DSP1_ CTRL_ REGION2_ LOCK_ STS	DSP1_ CTRL_ REGION1 LOCK_ STS	DSP1_ CTRL_ REGION0_ LOCK_ STS	
R1048166 (FFE66h)	DSP1_Region_lock_1_ _DSP1_Region_lock_0			•	•	•	•		CTRL_REG			•	•	•	•	•	•	00000000h
R1048168	DSP1_Region_lock_3_ DSP1_Region_lock_2							DSP1_	CTRL_REG	SION3_LOC	K [15:0]							00000000h
R1048170	DSP1 Region lock 5							DSP1_	CTRL_REG	GION5_LOC	K [15:0]							00000000h
,	DSP1_Region_lock_4 DSP1_Region_lock_7								CTRL_REG									00000000h
(FFE6Ch)	_DSP1_Region_lock_6							DSP1_	CTRL_REG	SION6_LOC	K [15:0]							
(FFE6Eh)	DSP1_Region_lock_9 _DSP1_Region_lock_8								CTRL_REG									00000000h
R1048186 (FFE7Ah)	DSP1_Region_lock_ctrl_ 0	DSP1_ LOCK_ ERR_STS	DSP1_ ADDR_ ERR_STS	DSP1_ WDT_ TIMEOUT_ STS	0	0	0	0	0	0	0	0	0	0	0	DSP1_ ERR_ PAUSE	DSP1_ ERR_ CLEAR	00000000h
	DSP1_PMEM_Err_ AddrXMEM_Err_ Addr	0			•		•	DSP	DSP1_PM 1_XMEM_E	EM_ERR_A ERR_ADDR						•	•	00000000h
R1048576 (100000h)	DSP2_PMEM_0	0	0	0	0	0	0	0	0 SP2 PM S	START (31:1	6]		SP2_PM_S	START [39:3	32]			00000000h
, ,	DSP2_PMEM_1	0	0	0	0	0	0		OSP2_PM_5				DSP2 PA	И 1 [39:32]				00000000h
	DSP2_PMEM_2	-	. ·	I "	I "	ı "	1 0	L "	DSP2_PN	M_1 [31:16] M 1 [15:0]			DOI: 2_FI	[.03.02]				00000000h
R1110010	DSP2_PMEM_30717	0	0	0	0	0	0	0	0			[OSP2_PM_	20478 [39:3	2]			00000000h
	DSP2_PMEM_30718								DSP2_PM_2 DSP2_PM_		•							00000000h
(10EFFCh)		0	0	0	0	0	0	0	0				DSP2_PM_	END [39:32	2]			



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R1110014 (10EFFEh)	DSP2_PMEM_30719		•	•	•		•	•	DSP2_PM_ DSP2_PM		•		•	•	•	•		00000000h
R1179648 (120000h)	DSP2_XMEM_0	0	0	0	0	0	0	0	0 DSP2 XM S			[OSP2_XM_S	START [23:1	16]			00000000h
R1179650 (120002h)	DSP2_XMEM_1	0	0	0	0	0	0	0	0	И 1 [15:0]	<u> </u>		DSP2_XN	M_1 [23:16]				00000000h
R1228796 (12BFFCh)	DSP2_XMEM_24574	0	0	0	0	0	0	0	0 DSP2_XM :	24574 [15:0	1	1	DSP2_XM_2	24574 [23:1	6]			00000000h
	DSP2_XMEM_24575	0	0	0	0	0	0	0	0 DSP2_XM	•	•		DSP2_XM_	END [23:16	6]			00000000h
. ,	DSP2_XMEM_EXT_0	0	0	0	0	0	0	0 DS	0 P2 XM EX			DSI	P2_XM_EXT	Γ_START [2	3:16]			00000000h
R1269762 (136002h)	DSP2_XMEM_EXT_1	0	0	0	0	0	0	0	0 DSP2 XM I			[OSP2_XM_E	EXT_1 [23:1	[6]			00000000h
R1277948 (137FFCh)	DSP2_XMEM_EXT_ 4094	0	0	0	0	0	0	0	0 SP2 XM EX			DS	SP2_XM_EX	(T_4094 [23	3:16]			00000000h
R1277950 (137FFEh)	DSP2_XMEM_EXT_ 4095	0	0	0	0	0	0	0 D:	0 SP2_XM_EX	(T_END [15	5:0]	DS	SP2_XM_EX	(T_END [23	3:16]			00000000h
R1310720 (140000h)	DSP2_YMEM_0	0	0	0	0	0	0	0	0 DSP2_YM_S	START [15:0	0]	[OSP2_YM_S	START [23:1	16]			00000000h
R1310722 (140002h)	DSP2_YMEM_1	0	0	0	0	0	0	0	0 DSP2_YM	И_1 [15:0]			DSP2_YN	M_1 [23:16]				00000000h
R1359868 (14BFFCh)	DSP2_YMEM_24574	0	0	0	0	0	0	0	0 DSP2_YM_:	24574 [15:0]		DSP2_YM_2	24574 [23:1	6]			00000000h
R1359870 (14BFFEh)	DSP2_YMEM_24575	0	0	0	0	0	0	0	0 DSP2_YM_	END [15:0]			DSP2_YM_	END [23:16	6]			00000000h
R1441792 (160000h)	DSP2_ZMEM_0	0	0	0	0	0	0	0	0 DSP2_ZM_S	START [15:0	0]	[OSP2_ZM_S	START [23:1	16]			00000000h
R1441794 (160002h)	DSP2_ZMEM_1	0	0	0	0	0	0	0	0 DSP2_ZN	И_1 [15:0]			DSP2_ZN	M_1 [23:16]				00000000h
R1449980 (161FFCh)	DSP2_ZMEM_4094	0	0	0	0	0	0	0	0 DSP2_ZM	4094 [15:0]			DSP2_ZM_	4094 [23:16	6]			00000000h
R1449982 (161FFEh)	DSP2_ZMEM_4095	0	0	0	0	0	0	0	0 DSP2_ZM_	END [15:0]			DSP2_ZM_	END [23:16	6]			00000000h
R1572352 (17FE00h)	DSP2_Config_1	0	0	0	0	0	0	0	DSP2 FLL_AŌ_ CLKĒNĀ	0	0	0	0	0	0	0	0	00000000h
		0		DSP2_R	PATE [3:0]	ı	0	0	0	0	0	0	DSP2_ MEM_ENA	DSP2_ DBG_ CLK ENA	0	DSP2_ CORE_ ENA	DSP2_ START	-
R1572354 (17FE02h)	DSP2_Config_2	0	0	0	0	0	0	0 DS	0 P2 CLK FE	0 REQ SEL [1	0 5:01	0	0	0	0	0	0	00000000h
R1572356 (17FE04h)	DSP2_Status_1	DSP2_ PING_ FULL	DSP2_ PONG_ FULL	0	0	0	0	0	0			DSP2_W	/DMA_ACTI	VE_CHANN	NELS [7:0]			00000000h
D4570050	DODO Ciatura O	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000
(17FE06h)	DSP2_Status_2	0	0	0	0	0	0	0	ALMEM_CC	0	0 0	0	0	0	0	0	DSP2_ CLK_	00000000h
R1572360 (17FE08h)	DSP2_Status_3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	AVAIĒ 0	00000000h
, ,	DSP2_Watchdog_1	0	0	0	0	0	0	0 0	P2_CLK_FF 0 0	0 0	0 0	0	0	0 2 WDT MA	0	0	0 DSP2	00000000h
, ,	DSP2_WDMA_Buffer_1	-	U	U	0	U	-	-	ADDRESS				Dor	2_VVD1_IVI/	AX_000N	1 [3.0]	WDT_ENA	00000000h
(17FE10h)	DSP2 WDMA Buffer 2								ADDRESS			•						00000000h
(17FE12h)							DS	P2_START	_ADDRESS	WDMA_BI	JFFER_2 [1	5:0]						
(17FE14h)	DSP2_WDMA_Buffer_3						DS	P2_START	_ADDRESS	WDMA_BI	JFFER_4 [1	5:0]						00000000h
(17FE16h)	DSP2_WDMA_Buffer_4						DS	P2_START	ADDRESS ADDRESS	WDMA_BI	JFFER_6 [1	5:0]						00000000h
(17FE20h)	DSP2_RDMA_Buffer_1						DS	P2_START	_ADDRESS	_RDMA_BL	JFFER_0 [1	5:0]						00000000h
(17FE22h)	DSP2_RDMA_Buffer_2						DS	P2_START	_ADDRESS	_RDMA_BL	JFFER_2 [1	5:0]		00000000h				
(17FE24h)	DSP2_RDMA_Buffer_3	•	1 ^		1 ^		DS	P2_START	_ADDRESS			5:0]		00000000h				
(17FE30h)	DSP2_DMA_Config_1	0	0	0	0	0	0	0		DMA_BUFF		H [13:0]	VDMA_CHA					00000000h
(17FE32h)	DSP2_DMA_Config_2	0	0	0	0	0	0	0	0	0	0	0 DSP2_V	0 VDMA_CHA		_ : :	0	0	00000000h
R1572404 (17FE34h)	DSP2_DMA_Config_3	0	0	0	0	0	0	0	0	0	0			DMA_CHA				00000000h



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R1572406 (17FE36h)	DSP2_DMA_Config_4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(177E3011)		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP2_ DMA_ WORD_ SEL	
R1572408 (17FE38h)	DSP2_External_Start	0	0	0	0	0	0	0	0	0	0	0	0	0 DSP2_S	0 START_IN_	0 SEL [4:0]	0	00000000h
R1572416 (17FE40h)	DSP2_Scratch_1								SP2_SCRA		•							00000000h
R1572418	DSP2_Scratch_2								SP2_SCRA									00000000h
(17FE42h)	DSP2_Bus_Error_Addr	0	0	0	0	0	0	0	SP2_SCRA	TCH_2 [15	:0]	DSP	2 BUS ER	RR ADDR [2	23:161			00000000h
(17FE52h)								DSF	2_BUS_EF								1 -	
R1572436 (17FE54h)	DSP2_Ext_window_A	DSP2_ EXT_A_ PSIZE16	0	0	0	0	0	0 Di	0 SP2 EXT /	0 A PAGE [15	0	0	0	0	0	0	0	00000000h
R1572438 (17FE56h)	DSP2_Ext_window_B	DSP2_ EXT_B_ PSIZE16	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
R1572440	DSP2 Ext window C	DSP2_ EXT_C_	0	0	0	0	0	0	SP2_EXT_E	3_PAGE [15 0	5:0]	0	0	0	0	0	0	00000000h
(17FE58h)		EXT_C_ PSIZE16																
R1572442	DSP2 Ext window D	DSP2	0	0	0	0	0	0	SP2_EXT_0	2_PAGE [18	0 0	0	0	0	0	0	0	00000000h
(17FE5Ah)		EXT_D PSIZE16																
R1572446	DSP2 Watchdog 2	0	0	0	0	0	0	0 0	SP2_EXT_0)_PAGE [15	5:0]	0	0	0	0	0	0	00000000h
(17FE5Eh)	_					ı		D	SP2_WDT_		:0]							
R1572448 (17FE60h)	DSP2_Identity	0	0	0	0	0	0	0	0	0	0	0	0	DSP2 C	0 ORE_NUM	0 IBER [4:0]	0	00000000h
R1572452 (17FE64h)	DSP2_Region_lock_sts_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(17FE0411)	O	0	0	0	0	0	0	DSP2_ CTRL_ REGION9_ LOCK_ STS	DSP2_ CTRL_ REGION8_ LOCK_ STS	DSP2_ CTRL_ REGION7_ LOCK_ STS	DSP2_ CTRL_ REGION6_ LOCK_ STS	DSP2_ CTRL_ REGION5_ LOCK_ STS	DSP2_ CTRL_ REGION4_ LOCK_ STS	DSP2_ CTRL_ REGION3_ LOCK_ STS	DSP2_ CTRL_ REGION2_ LOCK_ STS	DSP2_ CTRL_ REGION1_ LOCK_ STS	DSP2_ CTRL_ REGION0_ LOCK_ STS	
R1572454	DSP2_Region_lock_1_ DSP2_Region_lock_0					I.	l .	DSP2_	CTRL_REG				1			1		00000000h
R1572456	DSP2 Region lock 3								CTRL_REG									00000000h
(17FE68h)	_DSP2_Region_lock_2 DSP2_Region_lock_5_								CTRL_REG									00000000h
(17FE6Ah)	_DSP2_Region_lock_4								CTRL_REG									0000000011
R1572460 (17FE6Ch)	DSP2_Region_lock_7 DSP2_Region_lock_6								CTRL_REG									00000000h
R1572462	DSP2_Region_lock_9 DSP2_Region_lock_8							DSP2_	CTRL_REG	GION9_LOC	K [15:0]							00000000h
,	DSP2_Region_lock_d	0	0	0	0	0	0	DSP2_ 0	CTRL_REG	0 0	K [15:0]	0	0	0	0	0	0	00000000h
(17FE7Ah)	0 - 0	DSP2_ LOCK_ ERR_STS	DSP2_ ADDR_ ERR_STS	DSP2_ WDT_ TIMEOUT_ STS	0	0	0	0	0	0	0	0	0	0	0	DSP2_ ERR_ PAUSE	DSP2_ ERR_ CLEAR	
	DSP2_PMEM_Err_ Addr XMEM Err	0		ı		I	ı	Den	DSP2_PM 2 XMEM E	EM_ERR_A			ı			I.	I.	00000000h
, ,	Addr – –	0	0		•	<u> </u>	·			KK_ADDK	[10.0]		ODO DIA G	OTA DT 100.	201			00000000
(180000h)	DSP3_PMEM_0	0	U	0	0	0	0	0	0 SP3_PM_S	TART [31:1	[6]		5P3_PM_5	START [39:3	32]			00000000h
R1572866 (180002h)	DSP3_PMEM_1	0	0	0	0	0	0	0	OSP3_PM_S	Start [15:	0]		DSP3 PA	И 1 [39:32]				00000000h
	DSP3_PMEM_2		Ů	lv	· ·	ľ			DSP3_PN	1_1 [31:16] M 1 [15:0]			DOI 0_1 II	n_1 [00.02]				00000000h
R1634298	DSP3_PMEM_30717	0	0	0	0	0	0	0	0			[SP3_PM_	20478 [39:3	2]			00000000h
(18EFFAh) R1634300	DSP3 PMEM 30718								DSP3_PM_2 DSP3_PM_		-							00000000h
(18EFFCh)	DSP3_PMEM_30719	0	0	0	0	0	0	0	0 DSP3 PM	END [31:16	31		DSP3_PM_	END [39:32	2]			00000000h
(18EFFEh)	DSP3 XMEM 0	0	0	0	0	0	0		DSP3_PM_		-		SP3 YM S	START [23:	161			0000000011
(1A0000h)									DSP3_XM_S	START [15:	0]				1			
(1A0002h)	DSP3_XMEM_1	0	0	0	0	0	0	0		M_1 [15:0]				/I_1 [23:16]				00000000h
R1777660 (1B1FFCh)	DSP3_XMEM_36862	0	0	0	0	0	0	0	0 DSP3_XM_	36862 [15:0	0]		SP3_XM_	36862 [23:1	6]			00000000h
R1777662 (1B1FFEh)	DSP3_XMEM_36863	0	0	0	0	0	0	0	0 DSP3_XM	END [15:0]		DSP3_XM_	END [23:16	6]			00000000h
R1794048 (1B6000h)	DSP3_XMEM_EXT_0	0	0	0	0	0	0	0 DS	0 P3 XM EX			DSF	3_XM_EX	T_START [2	23:16]			00000000h
(15000011)	<u> </u>	1						טא	J_VINI_EX	i_STAKT[ıJ.UJ							[



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R1794050 (1B6002h)	DSP3_XMEM_EXT_1	0	0	0	0	0	0	0	0 DSP3 XM	EVT 1 [15:	nı		SP3_XM_	EXT_1 [23:1	16]	ı		00000000h
,	DSP3_XMEM_EXT_ 4094	0	0	0	0	0	0	0	0 SP3_XM_EX			DS	P3_XM_E	KT_4094 [23	3:16]			00000000h
R1802238 (1B7FFEh)	DSP3_XMEM_EXT_ 4095	0	0	0	0	0	0	0	0 SP3 XM EX		•	DS	P3_XM_E	KT_END [23	3:16]			00000000h
R1835008 (1C0000h)	DSP3_YMEM_0	0	0	0	0	0	0	0	0 DSP3 YM S			0	SP3_YM_S	START [23:1	16]			00000000h
,	DSP3_YMEM_1	0	0	0	0	0	0	0	0	M 1 [15:0]	υj		DSP3_YI	M_1 [23:16]				00000000h
,	DSP3_YMEM_24574	0	0	0	0	0	0	0	0 DSP3_YM		01	[OSP3_YM_	24574 [23:1	6]			00000000h
R1884158 (1CBFFEh)	DSP3_YMEM_24575	0	0	0	0	0	0	0	0	END [15:0			DSP3_YM_	_END [23:16	6]			00000000h
R1966080 (1E0000h)	DSP3_ZMEM_0	0	0	0	0	0	0	0	0 DSP3_ZM_S			[SP3_ZM_S	START [23:1	16]			00000000h
R1966082 (1E0002h)	DSP3_ZMEM_1	0	0	0	0	0	0	0	0 DSP3_ZI	M_1 [15:0]	-		DSP3_ZN	И_1 [23:16]				00000000h
R1974268 (1E1FFCh)	DSP3_ZMEM_4094	0	0	0	0	0	0	0	0 DSP3_ZM	4094 [15:0]]		DSP3_ZM_	4094 [23:16	6]			00000000h
R1974270 (1E1FFEh)	DSP3_ZMEM_4095	0	0	0	0	0	0	0	0 DSP3_ZM	END [15:0]			DSP3_ZM_	_END [23:16	6]			00000000h
R2096640 (1FFE00h)	DSP3_Config_1	0	0	0	0	0	0	0	DSP3 FLL_AO_ CLKENA	0	0	0	0	0	0	0	0	00000000h
		0		DSP3_R	ATE [3:0]	I	0	0	0	0	0	0	DSP3_ MEM_ENA	DSP3_ DBG_ CLK ENA	0	DSP3_ CORE_ ENA	DSP3_ START	
R2096642 (1FFE02h)	DSP3_Config_2	0	0	0	0	0	0	0 DS	0	0	0	0	0	0	0	0	0	00000000h
'	DSP3_Status_1	DSP3_ PING_ FULL	DSP3_ PONG_ FULL	0	0	0	0	0	0	REQ_SEL [1	15.0]	DSP3_W	DMA_ACT	IVE_CHANI	NELS [7:0]			00000000h
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R2096646 (1FFE06h)	DSP3_Status_2	0	0	0	0	0	0	DSP3_DU	ALMEM_CC	OLLISION_A 0	ADDR [15:0] 0	0	0	0	0	0	DSP3_ CLK_	00000000h
R2096648 (1FFE08h)	DSP3_Status_3	0	0	0	0	0	0	0	0 P3 CLK FF	0	0	0	0	0	0	0	AVAIĒ 0	00000000h
, ,	DSP3_Watchdog_1	0	0	0	0	0	0	0	0	0	0 0	0	0 DSF	0 P3 WDT M	0 AX COUN	0 T [3:0]	0 DSP3	00000000h
R2096656	DSP3_WDMA_Buffer_1						DS	P3 START	ADDRESS	WDMA B	UFFER 1 [1	5:0]					WDT_ENA	00000000h
(1FFE10h)	DSP3_WDMA_Buffer_2										UFFER_0 [1 UFFER 3 [1							00000000h
(1FFE12h)	DSP3_WDMA_Buffer_3						DS	P3_START	ADDRESS	_WDMA_B	UFFER_2 [1 UFFER_5 [1	5:0]						00000000h
(1FFE14h)							DS	P3_START	ADDRESS	_WDMA_B	UFFER_4 [1	5:0]						
(1FFE16h)	DSP3_WDMA_Buffer_4						DS	P3_START	_ADDRESS	_WDMA_B	UFFER_7 [1 UFFER_6 [1	5:0]						00000000h
(1FFE20h)	DSP3_RDMA_Buffer_1						DS	P3_START	_ADDRESS	_RDMA_BU	JFFER_1 [1 JFFER_0 [1	5:0]						00000000h
R2096674 (1FFE22h)	DSP3_RDMA_Buffer_2										JFFER_3 [1 JFFER_2 [1							00000000h
R2096676 (1FFE24h)	DSP3_RDMA_Buffer_3										JFFER_5 [1 JFFER 4 [1							00000000h
R2096688 (1FFE30h)	DSP3_DMA_Config_1	0	0	0	0	0	0	0	0		ER_LENGT	DSP3_W	/DMA_CHA	NNEL_ENA	ABLE [7:0]			00000000h
R2096690 (1FFE32h)	DSP3_DMA_Config_2	0	0	0	0	0	0	0	0	0	0	0 DSP3 W	0 /DMA_CHA	0 NNEL OFF	0 SET [7:0]	0	0	00000000h
,	DSP3_DMA_Config_3	0	0	0	0	0	0	0	0	0	0	BGI 0_1	DSP3_F	RDMA_CHA	NNEL_OFF			00000000h
R2096694	DSP3_DMA_Config_4	0	0	0	0	0	0	0	0	0	0	0	0	RDMA_CHA 0	0	0	0	00000000h
(1FFE36h)		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP3_ DMA_ WORD_ SEL	
R2096696 (1FFE38h)	DSP3_External_Start	0	0	0	0	0	0	0	0	0	0	0	0	0 DSP3 S	0 START IN	0 SEL [4:0]	0	00000000h
, ,	DSP3_Scratch_1		ı -	ı -	<u> </u>	<u> </u>	ı -		SP3_SCRA	TCH_1 [15	:0]	<u> </u>	1					00000000h
,	DSP3_Scratch_2							[SP3_SCRA SP3_SCRA	TCH_3 [15	:0]							00000000h
,	DSP3_Bus_Error_Addr	0	0	0	0	0	0	0	0 P3 BUS EF			DSP	3_BUS_EF	RR_ADDR [2	23:16]			00000000h
, ===::/	1							וטע	0_DOO_EF	ייי_טטטוין[10.0]							l



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R2096724 (1FFE54h)	DSP3_Ext_window_A	DSP3_ EXT_A_ PSIZE16	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
		F SIZE 10						DS	SP3_EXT_/		i:0]					Į.		
R2096726 (1FFE56h)	DSP3_Ext_window_B	DSP3_ EXT_B_ PSIZE16	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
D0000700	DODO Estadas O	Dena	^	0						B_PAGE [15							1 0	00000000
(1FFE58h)	DSP3_Ext_window_C	DSP3_ EXT_C_ PSIZE16	0	0	0	0	0	0	0 2D3 EVT (0 C PAGE [15	0	0	0	0	0	0	0	00000000h
	DSP3_Ext_window_D	DSP3_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(1FFE5Ah)		EXT_D_ PSIZE16						DS	SP3_EXT_0	D_PAGE [15	5:0]							
(1FFE5Eh)	DSP3_Watchdog_2	0	0	0	0	0	0			0 RESET [15		0	0	0	0	0	0	00000000h
(1FFE60h)	DSP3_Identity	0	0	0	0	0	0	0	0	0	0	0	0	DSP3 C	ORE NUM	0 IBER [4:0]	0	00000000h
R2096740	DSP3_Region_lock_sts_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(1FFE64h)	O	0	0	0	0	0	0	DSP3_ CTRL_ REGION9_ LOCK_ STS	DSP3_ CTRL_ REGION8_ LOCK_ STS	DSP3_ CTRL_ REGION7_ LOCK_ STS	DSP3_ CTRL_ REGION6_ LOCK_ STS	DSP3_ CTRL_ REGION5_ LOCK_ STS	DSP3_ CTRL_ REGION4_ LOCK_ STS	DSP3_ CTRL_ REGION3_ LOCK_ STS	DSP3_ CTRL_ REGION2_ LOCK_ STS	DSP3_ CTRL_ REGION1_ LOCK_ STS	DSP3_ CTRL_ REGION0_ LOCK_ STS	
R2096742	DSP3_Region_lock_1						1			GION1_LOC		313	313	313	313	313	313	00000000h
(1FFE66h)										SIONO_LOC								00000000
R2096744 (1FFE68h)	DSP3_Region_lock_3 _DSP3_Region_lock_2									SION3_LOC SION2 LOC								00000000h
(1FFE6Ah)	DSP3_Region_lock_5_ _DSP3_Region_lock_4							DSP3_	CTRL_REG	GION5_LOC	K [15:0]							00000000h
	DSP3_Region_lock_7 DSP3_Region_lock_6									SION7_LOC SION6 LOC								00000000h
	DSP3_Region_lock_9_							DSP3_	CTRL_REC	GION9_LOC	K [15:0]							00000000h
	_DSP3_Region_lock_8 DSP3_Region_lock_ctrl	0	0	0	0	0	0	DSP3_	CTRL_REG	GION8_LOC	K [15:0]	0	0	0	0	0	0	00000000h
(1FFE7Ah)		DSP3_ LOCK	DSP3_ ADDR_ ERR_STS	DSP3_ WDT	0	0	0	0	0	0	0	0	0	0	0	DSP3_ ERR_ PAUSE	DSP3_ ERR_ CLEAR	00000001
R2096764 (1FFE7Ch)	DSP3_PMEM_Err_ AddrXMEM_Err_ Addr	0						DSP		EM_ERR_ADDR]						00000000h
(200000h)	DSP4_PMEM_0	0	0	0	0	0	0	0	0 SP4_PM_S	START [31:1	6]	С	SP4_PM_S	START [39:3	32]			00000000h
R2097154 (200002h)	DSP4_PMEM_1	0	0	0	0	0	0	0	OSP4_PM_	START [15:	0]		DSD4 DI	VI 1 [39:32]				00000000h
, ,	DSP4_PMEM_2	0	0	U	0	0		0		M_1 [31:16] M 1 [15:0]			D3F4_F1	vi_1 [39.32]				00000000h
R2134010 (208FFAh)	DSP4_PMEM_18429	0	0	0	0	0	0	0	0	12286 [31:1	61	[OSP4_PM_	12286 [39:3	2]			00000000h
R2134012	DSP4_PMEM_18430									12286 [15:0								00000000h
(208FFCh)	DSP4 PMEM 18431	0	0	0	0	0	0	0	0 DSP4_PM	END [31:16	1		DSP4_PM_	_END [39:32	2]			00000000h
(208FFEh)						1			DSP4_PM	END [15:0								
R2228224 (220000h)	DSP4_XMEM_0	0	0	0	0	0	0	0	0 OSP4 XM	START [15:	01		SP4_XM_S	START [23:1	[6]			00000000h
, ,	DSP4_XMEM_1	0	0	0	0	0	0	0	0	M_1 [15:0]	~1		DSP4_XI	M_1 [23:16]				00000000h
R2269180 (229FFCh)	DSP4_XMEM_20478	0	0	0	0	0	0	0	0	20478 [15:0)]	[OSP4_XM_	20478 [23:1	6]			00000000h
R2269182 (229FFEh)	DSP4_XMEM_20479	0	0	0	0	0	0	0	0 DSP4_XM	END [15:0			DSP4_XM_	_END [23:16	6]			00000000h
R2359296 (240000h)	DSP4_YMEM_0	0	0	0	0	0	0	0	0	START [15:		D	SP4_YM_S	START [23:1	[6]			00000000h
R2359298 (240002h)	DSP4_YMEM_1	0	0	0	0	0	0	0	0	M_1 [15:0]	-1		DSP4_YI	W_1 [23:16]				00000000h
,	DSP4_YMEM_8190	0	0	0	0	0	0	0	0	8190 [15:0	1		DSP4_YM_	_8190 [23:16	6]			00000000h
, ,	DSP4_YMEM_8191	0	0	0	0	0	0	0	0	_END [15:0			DSP4_YM_	_END [23:16	6]			00000000h
R2490368 (260000h)	DSP4_ZMEM_0	0	0	0	0	0	0	0	0	START [15:		[SP4_ZM_S	START [23:1	6]			00000000h
R2490370 (260002h)	DSP4_ZMEM_1	0	0	0	0	0	0	0	0	M_1 [15:0]			DSP4_ZI	M_1 [23:16]				00000000h
R2498556 (261FFCh)	DSP4_ZMEM_4094	0	0	0	0	0	0	0	0	4094 [15:0	l		DSP4_ZM_	4094 [23:16	6]			00000000h



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R2498558 (261FFEh)	DSP4_ZMEM_4095	0	0	0	0	0	0	0	0 DSP4 ZM	END [15:0]	1		DSP4_ZM_	END [23:16	6]			00000000h
R2620928 (27FE00h)	DSP4_Config_1	0	0	0	0	0	0	0	DSP4_ FLL_AO_ CLKENA	0	0	0	0	0	0	0	0	00000000h
		0		DSP4_R	ATE [3:0]		0	0	0	0	0	0	DSP4_ MEM_ENA	DSP4_ DBG_ CLK_ENA	0	DSP4_ CORE_ ENA	DSP4_ START	
R2620930 (27FE02h)	DSP4_Config_2	0	0	0	0	0	0	0 DS	0 P4 CLK FF	0 REQ SEL [0	0	0	0	0	0	0	00000000h
,	DSP4_Status_1	DSP4_ PING_ FULL	DSP4_ PONG_ FULL	0	0	0	0	0	0	LW_OLL [10.0]	DSP4_W	/DMA_ACTI	VE_CHAN	NELS [7:0]			00000000h
R2620934	DSP4 Status 2	0	0	0	0	0	0	DSP4 DU	0 ALMEM CC	0 DLUSION A	0 ADDR [15:0	0	0	0	0	0	0	00000000h
(27FE06h)	501 1_0.a.a.5_E	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP4_ CLK_ AVAIL	000000011
R2620936 (27FE08h)	DSP4_Status_3	0	0	0	0	0	0	0 DS	0 P4 CLK FF	0 REQ STS[0 15:01	0	0	0	0	0	0	00000000h
,	DSP4_Watchdog_1	0	0	0	0	0	0	0	0	0	0	0	0 DSF	0 P4 WDT M	0 AX COUNT	0	0 DSP4	00000000h
R2620944	DSP4_WDMA_Buffer_1				Ů		DS	P4_START_	ADDRESS		UFFER_1 [15:0]	301	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		[0:0]	WDT_ENA	00000000h
(27FE10h) R2620946	DSP4_WDMA_Buffer_2								ADDRESS ADDRESS									00000000h
(27FE12h)	DSP4 WDMA Buffer 3						DS	P4_START_	ADDRESS	_WDMA_B	UFFER_2[15:0]						00000000h
(27FE14h)							DS	P4_START	ADDRESS	_WDMA_B	UFFER_4 [15:0]						
(27FE16h)	DSP4_WDMA_Buffer_4								ADDRESS ADDRESS									00000000h
(27FE20h)	DSP4_RDMA_Buffer_1								_ADDRESS _ADDRESS									00000000h
R2620962 (27FE22h)	DSP4_RDMA_Buffer_2								_ADDRESS									00000000h
R2620964 (27FE24h)	DSP4_RDMA_Buffer_3						DS	P4_START	ADDRESS	_RDMA_BI	JFFER_5 [5:0]						00000000h
R2620976 (27FE30h)	DSP4_DMA_Config_1	0	0	0	0	0	0	0	0 DSP4 [OMA BUFF	ER LENG		VDMA_CHA	NNEL_ENA	ABLE [7:0]			00000000h
R2620978 (27FE32h)	DSP4_DMA_Config_2	0	0	0	0	0	0	0	0	0	0	0	0 VDMA CHA	0 NNEL OEE	0 SET (7:01	0	0	00000000h
, ,	DSP4_DMA_Config_3	0	0	0	0	0	0	0	0	0	0	DOF4_V	DSP4_R	DMA_CHA	NNEL_OFF			00000000h
R2620982	DSP4_DMA_Config_4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(27FE36h)		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP4_ DMA_ WORD_ SEL	
R2620984 (27FE38h)	DSP4_External_Start	0	0	0	0	0	0	0	0	0	0	0	0	0 DSP4 S	0 START IN	0 SEL [4:0]	0	00000000h
R2620992 (27FE40h)	DSP4_Scratch_1								SP4_SCRA			•	•					00000000h
R2620994	DSP4_Scratch_2							D	SP4_SCRA	TCH_3 [15	:0]							00000000h
(27FE42h) R2621010	DSP4 Bus Error Addr	0	0	0	0	0	0	0	SP4_SCRA 0	TCH_2 [15	:0]	DSF	4_BUS_ER	R_ADDR [2	23:16]			00000000h
(27FE52h)	DSP4_Ext_window_A	DSP4	0	0	0	0	0	DSF 0	P4_BUS_EF	RR_ADDR [15:0]	0	0	0	0	I 0	0	00000000h
(27FE54h)	D3F4_EX(_WIIId0W_A	DSP4_ EXT_A_ PSIZE16	Ů		Ů		Ů		SP4 EXT A	ŭ		Ů						000000001
R2621014 (27FE56h)	DSP4_Ext_window_B	DSP4_ EXT_B_ PSIZE16	0	0	0	0	0	0	0 SP4 EXT E	0	0	0	0	0	0	0	0	00000000h
R2621016 (27FE58h)	DSP4_Ext_window_C	DSP4_ EXT_C PSIZE16	0	0	0	0	0	0	0 SP4 EXT (0	0	0	0	0	0	0	0	00000000h
R2621018 (27FE5Ah)	DSP4_Ext_window_D	DSP4_ EXT_D_ PSIZE16	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
R2621022	DSP4 Watchdog 2	0	0	0	0	0	0	D:	SP4_EXT_0)_PAGE [15	5:0]	0	0	0	0	0	0	00000000h
(27FE5Eh)	_							D	SP4_WDT_		:0]							
(27FE60h)	DSP4_Identity	0	0	0	0	0	0	0	0	0	0	0	0	DSP4_C	0 ORE_NUM	0 BER [4:0]	0	00000000h



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R2621028 (27FE64h)	DSP4_Region_lock_sts_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(271 L0411)	U	0	0	0	0	0	0	DSP4_ CTRL_ REGION9_ LOCK_ STS	DSP4_ CTRL_ REGION8_ LOCK_ STS	DSP4_ CTRL_ REGION7_ LOCK_ STS	DSP4_ CTRL_ REGION6_ LOCK_ STS	DSP4_ CTRL_ REGION5_ LOCK_ STS	DSP4_ CTRL_ REGION4 LOCK_ STS	DSP4_ CTRL_ REGION3_ LOCK_ STS	DSP4_ CTRL_ REGION2_ LOCK_ STS	DSP4_ CTRL_ REGION1_ LOCK_ STS	DSP4_ CTRL_ REGION0_ LOCK_ STS	
R2621030 (27FE66h)	DSP4_Region_lock_1_ _DSP4_Region_lock_0		•			•	•		CTRL_REG			•	•	•			•	00000000h
R2621032 (27FE68h)	DSP4_Region_lock_3_ DSP4_Region_lock_2							DSP4_	CTRL_REG	ION3_LOC	K [15:0]							00000000h
R2621034	DSP4_Region_lock_5 DSP4_Region_lock_4							DSP4_	CTRL_REG	ION5_LOC	K [15:0]							00000000h
R2621036	DSP4 Region lock 7								CTRL_REG									00000000h
	_DSP4_Region_lock_6 DSP4_Region_lock_9							_	CTRL_REG	_								00000000h
(27FE6Eh)	DSP4_Region_lock_8 DSP4_Region_lock_ctrl	0	0	0	0	0	0		CTRL_REG			0	0	0	0	0	0	00000000h
(27FE7Ah)	DSF4_Region_lock_ctil_ 0	DSP4_ LOCK	DSP4_ ADDR_ ERR_STS	DSP4_ WDT	0	0	0	0	0	0	0	0	0	0	0	DSP4_ ERR_ PAUSE	DSP4_ ERR_ CLEAR	0000000011
	DSP4_PMEM_Err_ AddrXMEM_Err_	0						DSP	DSP4_PMI 4 XMEM E		DDR [14:0] [15:0]							00000000h
R2621440	Addr DSP5 PMEM 0	0	0	0	0	0	0	0	0	_ 			SP5_PM_S	START [39:	32]			00000000h
(280000h)	DSP5_PMEM_1			1		ı			SP5_PM_S OSP5_PM_S					-	-			00000000h
(280002h)		0	0	0	0	0	0	0	0	,	~1		DSP5_PI	VI_1 [39:32]				
(280004h)	DSP5_PMEM_2								DSP5_PM DSP5_PM									00000000h
R2658298 (288FFAh)	DSP5_PMEM_18429	0	0	0	0	0	0	0	0 OSP5 PM 1	2286 [31:1	6]		OSP5_PM_	12286 [39:3	32]			00000000h
R2658300 (288FFCh)	DSP5_PMEM_18430	0	0	0	0	0	0		DSP5_PM_ 0				DSP5 PM	END [39:3	2]			00000000h
R2658302 (288FFEh)	DSP5_PMEM_18431		I			I	I		DSP5_PM_ DSP5_PM		-			- '				00000000h
R2752512	DSP5_XMEM_0	0	0	0	0	0	0	0	0				SP5_XM_S	START [23:	16]			00000000h
(2A0000h) R2752514	DSP5_XMEM_1	0	0	0	0	0	0	0	OSP5_XM_S 0		0]		DSP5_XI	VI_1 [23:16]				00000000h
(2A0002h) R2793468	DSP5_XMEM_20478	0	0	0	0	0	0	0	DSP5_XI			[DSP5_XM_	20478 [23:1	6]			00000000h
	DSP5_XMEM_20479	0	0	0	0	0	0	0	DSP5_XM_				DSP5_XM	_END [23:10	6]			00000000h
(2A9FFEh) R2883584 (2C0000h)	DSP5_YMEM_0	0	0	0	0	0	0	0	DSP5_XM_			[SP5_YM_S	START [23:	16]			00000000h
R2883586	DSP5_YMEM_1	0	0	0	0	0	0	0	OSP5_YM_S 0		O]		DSP5_YI	VI_1 [23:16]				00000000h
	DSP5_YMEM_8190	0	0	0	0	0	0	0	DSP5_YN	A_1 [15:0]			DSP5_YM_	_8190 [23:1	6]			00000000h
(2C3FFCh) R2899966	DSP5_YMEM_8191	0	0	0	0	0	0	0	DSP5_YM_ 0	8190 [15:0]			DSP5_YM_	END [23:10	6]			00000000h
(2C3FFEh)	DSP5 ZMEM 0	0	0	0	0	0	0	l 0	DSP5_YM_	END [15:0]		Г)SP5 7M S	START [23:	161			00000000h
(2E0000h)	DSP5_ZMEM_1	0	0	0	0	0	0		DSP5_ZM_S	START [15:	0]			M 1 [23:16]	•			
(2E0002h)						l	l	1	DSP5_ZN	I								00000000h
R3022844 (2E1FFCh)	DSP5_ZMEM_4094	0	0	0	0	0	0	0	0 DSP5_ZM_	4094 [15:0]	l		DSP5_ZM_	_4094 [23:10	6]			00000000h
R3022846 (2E1FFEh)	DSP5_ZMEM_4095	0	0	0	0	0	0	0	0 DSP5 ZM	END [15:0]			DSP5_ZM_	_END [23:16	6]			00000000h
R3145216 (2FFE00h)	DSP5_Config_1	0	0	0	0	0	0	0	DSP5 FLL_AO_ CLKENA	0	0	0	0	0	0	0	0	00000000h
		0		DSP5_R	ATE [3:0]		0	0	0	0	0	0	DSP5_ MEM_ENA	DSP5_ A DBG_ CLK ENA	0	DSP5_ CORE_ ENA	DSP5_ START	
R3145218 (2FFE02h)	DSP5_Config_2	0	0	0	0	0	0	0 DS	0 P5 CLK FF	0 REQ SEL I	0	0	0	0	0	0	0	00000000h
, ,	DSP5_Status_1	DSP5_ PING_ FULL	DSP5_ PONG_ FULL	0	0	0	0	0	0	<u></u>		DSP5_W	/DMA_ACT	IVE_CHAN	NELS [7:0]			00000000h
R3145222	DSP5_Status_2	0	0	0	0	0	0	0 DSP5_DU/	0 ALMEM_CC	0 DLLISION_A	0 DDR [15:0]	0	0	0	0	0	0	00000000h
(2FFE06h)		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP5_ CLK_ AVAIL	, , , , , , , , , , , , , , , , , , , ,
R3145224 (2FFE08h)	DSP5_Status_3	0	0	0	0	0	0	0 DS	0 P5_CLK_FF	0 REQ_STS [0	0	0	0	0	0	0	00000000h



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R3145226 (2FFE0Ah)	DSP5_Watchdog_1	0	0	0	0	0	0	0	0	0	0	0	0 DSF	0 P5 WDT M	0 AX COUNT	0 [3:0]	0 DSP5	00000000h
R3145232 (2FFE10h)	DSP5_WDMA_Buffer_1							P5_START	_								WDT_EÑA	00000000h
R3145234	DSP5_WDMA_Buffer_2						DS	P5_START P5_START	ADDRESS	_WDMA_B	UFFER_3 [15:0]						00000000h
	DSP5_WDMA_Buffer_3						DS	SP5_START SP5_START	ADDRESS	_WDMA_B	UFFER_5 [15:0]						00000000h
	DSP5_WDMA_Buffer_4							P5_START_ P5_START_										00000000h
	DSP5_RDMA_Buffer_1							SP5_START_ SP5_START	_									00000000h
(2FFE20h) R3145250	DSP5 RDMA Buffer 2							SP5_START	-		_ :							00000000h
(2FFE22h) R3145252	DSP5 RDMA Buffer 3							SP5_START				_						00000000h
(2FFE24h) R3145264		0	0	0	0	0		SP5_START	_			15:0]	IDMA CHA	NNEL ENA	NDI E [7:0]			00000000h
(2FFE30h)	DSP5_DMA_Config_1	0	0						DSP5_I	DMA_BUFF		TH [13:0]	DWA_CHA					
R3145266 (2FFE32h)	DSP5_DMA_Config_2	0	0	0	0	0	0	0	0	0	0	DSP5_W	O /DMA_CHA	0 NNEL_OFF	0 SET [7:0]	0	0	00000000h
R3145268 (2FFE34h)	DSP5_DMA_Config_3	0	0	0	0	0	0	0	0	0	0			RDMA_CHA				00000000h
R3145270 (2FFE36h)	DSP5_DMA_Config_4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 DSP5	00000000h
																	DMA_ WORD_ SEL	
R3145272 (2FFE38h)	DSP5_External_Start	0	0	0	0	0	0	0	0	0	0	0	0	0 DSP5_5	0 START IN :	0 SEL [4:0]	0	00000000h
R3145280 (2FFE40h)	DSP5_Scratch_1				!	!			SP5_SCRA		:0]		<u> </u>	20.0_	21.11.1	022[0]		00000000h
, ,	DSP5_Scratch_2							E	SP5_SCRA	ATCH_3 [15	:0]							00000000h
R3145298	DSP5_Bus_Error_Addr	0	0	0	0	0	0	0	SP5_SCRA 0	_ `	•	DSP	5_BUS_EF	RR_ADDR [2	23:16]			00000000h
	DSP5_Ext_window_A	DSP5_	0	0	0	0	0	DSI 0	P5_BUS_EF	RR_ADDR [15:0]	0	0	0	0	0	0	00000000h
(2FFE54h)		PSIZE16						D	SP5 EXT /	PAGE [15	5:01							
R3145302 (2FFE56h)	DSP5_Ext_window_B	DSP5_ EXT B	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(=: : ===::)		PSIZĒ16						D	SP5_EXT_E	B_PAGE [15	5:0]							
R3145304 (2FFE58h)	DSP5_Ext_window_C	DSP5_ EXT_C_ PSIZE16	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
D0445000	DODE Est sidedess D		0	1	1	1	l 0	D.	SP5_EXT_0		5:0]		I 0					00000000
(2FFE5Ah)	DSP5_Ext_window_D	DSP5_ EXT_D_ PSIZE16	U	0	0	0	U	0	U	0	U	0	0	0	0	0	0	00000000h
R3145310	DSP5 Watchdog 2	0	0	0	0	0	0	D	SP5_EXT_0	D_PAGE [15 0	5:0]	0	0	0	0	0	0	00000000h
(2FFE5Eh)		0	0	0	0	0	0	D	SP5_WDT_	RESET [15	i:0] 0	0	0	1 0	0	0	1 0	00000000h
(2FFE60h)	DSP5_Region_lock_sts_	0	0	0	0	0	0	0	0	0	0	0	0		ORE_NUM		0	00000000h
(2FFE64h)	DSF5_Region_lock_sts_ 0	0	0	0	0	0	0	DSP5_ CTRL	DSP5_ CTRL	DSP5_ CTRL_	DSP5_ CTRL	DSP5_ CTRL	DSP5_ CTRL	DSP5_ CTRL	DSP5_ CTRL	DSP5_ CTRL	DSP5_ CTRL	0000000011
								REGION9 LOCK_ STS	REGION8_ LOCK_ STS	REGION7_ LOCK_ STS	REGION6 LOCK_ STS	REGION5 LOCK_ STS	REGION4 LOCK_ STS	REGION3 LOCK_ STS	REGION2_ LOCK_ STS	REGION1 LOCK_ STS	REGIONO_ LOCK_ STS	
	DSP5_Region_lock_1_ DSP5_Region_lock_0			<u> </u>			<u> </u>	DSP5_	CTRL_REG	SION1_LOC	K [15:0]	010	010	010	010	010	010	00000000h
R3145320	DSP5_Region_lock_3_ DSP5_Region_lock_2							DSP5_	CTRL_REG	GION3_LOC	K [15:0]							00000000h
R3145322	DSP5 Region lock 5							DSP5	CTRL_REG	SION5_LOC	K [15:0]							00000000h
R3145324	_DSP5_Region_lock_4 DSP5_Region_lock_7							DSP5	CTRL_REG	GION7_LOC	K [15:0]							00000000h
	_DSP5_Region_lock_6 DSP5_Region_lock_9								CTRL_REC									00000000h
(2FFE6Eh)	_DSP5_Region_lock_8 DSP5_Region_lock_ctrl	0	0	0	0	0	0		CTRL_REG			0	0	0	0	0	0	00000000h
(2FFE7Ah)	0 	DSP5_ LOCK	DSP5_ ADDR	DSP5_ WDT	0	0	0	0	0	0	0	0	0	0	0	DSP5_ ERR	DSP5_ ERR	300000011
		ERR_STS	ERR_STS	TIMEOŪT_ STS												PAUSĒ	CLEAR	



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
	DSP5_PMEM_Err_ AddrXMEM_Err_ Addr	0						DSP	DSP5_PM 5_XMEM_E	EM_ERR_A RR_ADDR								00000000h
R3145728 (300000h)	DSP6_PMEM_0	0	0	0	0	0	0	0	0 OSP6 PM S	START [31:1	61		SP6_PM_S	START [39:3	32]			00000000h
R3145730 (300002h)	DSP6_PMEM_1	0	0	0	0	0	0		DSP6_PM_S		•		DSP6 PM	И_1 [39:32]				00000000h
R3145732 (300004h)	DSP6_PMEM_2								DSP6_PN DSP6_PI					_ []				00000000h
R3182586 (308FFAh)	DSP6_PMEM_18429	0	0	0	0	0	0	0	0 DSP6_PM_1		6]		OSP6_PM_	12286 [39:3	2]			00000000h
R3182588 (308FFCh)	DSP6_PMEM_18430	0	0	0	0	0	0	0	DSP6_PM_ 0	12286 [15:0]		DSP6_PM_	END [39:32	2]			00000000h
R3182590 (308FFEh)	DSP6_PMEM_18431			•				•	DSP6_PM_ DSP6_PM		•							00000000h
R3276800 (320000h)	DSP6_XMEM_0	0	0	0	0	0	0	0	0 DSP6_XM_S	START [15:0	0]	[SP6_XM_S	START [23:1	[6]			00000000h
R3276802 (320002h)	DSP6_XMEM_1	0	0	0	0	0	0	0	0 DSP6_XI	M_1 [15:0]			DSP6_XI	И_1 [23:16]				00000000h
R3358716 (333FFCh)	DSP6_XMEM_40958	0	0	0	0	0	0	0	0 DSP6_XM_	40958 [15:0]		OSP6_XM_	40958 [23:1	6]			00000000h
R3358718 (333FFEh)	DSP6_XMEM_40959	0	0	0	0	0	0	0	0 DSP6_XM	END [15:0]			DSP6_XM_	END [23:16	6]			00000000h
R3407872 (340000h)	DSP6_YMEM_0	0	0	0	0	0	0	0	0 DSP6_YM_S	START [15:0	0]	[SP6_YM_S	START [23:1	[6]			00000000h
R3407874 (340002h)	DSP6_YMEM_1	0	0	0	0	0	0	0	0 DSP6_YI	M_1 [15:0]			DSP6_YM	И_1 [23:16]				00000000h
(353FFCh)	DSP6_YMEM_40958	0	0	0	0	0	0	0	0 DSP6_YM_	40958 [15:0]		OSP6_YM_	40958 [23:1	6]			00000000h
(353FFEh)	DSP6_YMEM_40959	0	0	0	0	0	0	0	0 DSP6_YM	END [15:0]			DSP6_YM_	END [23:16	6]			00000000h
(360000h)	DSP6_ZMEM_0	0	0	0	0	0	0	0	0 DSP6_ZM_S	START [15:0)]		OSP6_ZM_S	START [23:1	6]			00000000h
(360002h)	DSP6_ZMEM_1	0	0	0	0	0	0	0	0 DSP6_ZI	M_1 [15:0]			DSP6_ZN	И_1 [23:16]				00000000h
(361FFCh)	DSP6_ZMEM_4094	0	0	0	0	0	0	0	0 DSP6_ZM_	4094 [15:0]				4094 [23:16				00000000h
R3547134 (361FFEh)	DSP6_ZMEM_4095	0	0	0	0	0	0	0	0 DSP6_ZM	END [15:0]			DSP6_ZM_	END [23:16	5]			00000000h
R3669504 (37FE00h)	DSP6_Config_1	0	0	0	0	0	0	0	DSP6_ FLL_AŌ_ CLKENĀ	0	0	0	0	0	0	0	0	00000000h
		0		DSP6_R	ATE [3:0]	ı	0	0	0	0	0	0	DSP6_ MEM_ENA	DSP6_ DBG_ CLK ENA	0	DSP6_ CORE_ ENA	DSP6_ START	
R3669506 (37FE02h)	DSP6_Config_2	0	0	0	0	0	0	0 DS	0 P6 CLK FF	0 REQ SEL [1	0 5:01	0	0	0	0	0	0	00000000h
R3669508 (37FE04h)	DSP6_Status_1	DSP6_ PING_ FULL	DSP6_ PONG_ FULL	0	0	0	0	0	0			DSP6_W	/DMA_ACT	IVE_CHAN	NELS [7:0]			00000000h
R3669510	DSP6_Status_2	0	0	0	0	0	0	0 DSP6 DU	0 ALMEM CC	0 DLLISION A	0 DDR [15:0]	0	0	0	0	0	0	00000000h
(37FE06h)	50.0_0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP6_ CLK_ AVAIL	
R3669512 (37FE08h)	DSP6_Status_3	0	0	0	0	0	0	0 DS	0 P6 CLK FF	0 REQ STS [1	5:01	0	0	0	0	0	0	00000000h
R3669514 (37FE0Ah)	DSP6_Watchdog_1	0	0	0	0	0	0	0	0	0	0	0	0 DSF	0 P6 WDT M	0 AX COUN	0 T [3:0]	0 DSP6	00000000h
R3669520	DSP6_WDMA_Buffer_1							P6_START	ADDRESS		_ :	5:0]				. []	WDT_ENA	00000000h
(37FE10h) R3669522	DSP6_WDMA_Buffer_2						DS	P6_START	ADDRESS ADDRESS	WDMA_BU	JFFER_3 [5:0]						00000000h
	DSP6_WDMA_Buffer_3						DS	P6_START	ADDRESS ADDRESS	_WDMA_BI	JFFER_5 [5:0]						00000000h
	DSP6_WDMA_Buffer_4						DS	P6_START	ADDRESS ADDRESS	WDMA_BU	JFFER_7 [5:0]						00000000h
(37FE16h) R3669536	DSP6_RDMA_Buffer_1						DS	P6_START	ADDRESS ADDRESS	_RDMA_BU	JFFER_1 [1	5:0]						00000000h
(37FE20h) R3669538	DSP6_RDMA_Buffer_2						DS	P6_START	_ADDRESS	_RDMA_BL	JFFER_3 [1	5:0]						00000000h
(37FE22h) R3669540	DSP6_RDMA_Buffer_3						DS	P6_START	_ADDRESS	_RDMA_BL	JFFER_5 [1	5:0]						00000000h
	DSP6_DMA_Config_1	0	0	0	0	0	DS 0	P6_START 0	_ADDRESS			DSP6_V	VDMA_CHA	NNEL_ENA	ABLE [7:0]			00000000h
(37FE30h)		0	0						DSP6_I	DMA_BUFF	EK_LENG	н [13:0]						



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
	DSP6_DMA_Config_2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(37FE32h) R3669556	DCDC DMA Config 2	0	0	0	0	0	0	0	0	0	0	DSP6_W		ANNEL_OFF RDMA CHA		CET (E·0)		00000000h
(37FE34h)	DSP6_DMA_Config_3	0	0	0	0	0	0	0	0	0	0			RDMA CHA				0000000011
R3669558	DSP6_DMA_Config_4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(37FE36h)		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP6_ DMA_ WORD_ SEL	
R3669560 (37FE38h)	DSP6_External_Start	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
. ,	DSP6 Scratch 1	0	0	0	0	0	0	0	0 SP6 SCR/	0 ATCH 1 [15	:01	0		DSP6_S	START_IN_S	SEL [4:0]		00000000h
(37FE40h)	Doi o_colucii_1									ATCH_0 [15	•							0000000011
R3669570 (37FE42h)	DSP6_Scratch_2									ATCH_3 [15								00000000h
. ,	DSP6 Bus Error Addr	0	0	0	0	0	0	L	0	ATCH_2 [15	:0]	DSP	6 BUS FF	RR ADDR [2	23:161			00000000h
(37FE52h)	DOI O_DUO_EIIOI_/ IUUI								P6_BUS_E	RR_ADDR [15:0]				,			0000000011
R3669588 (37FE54h)	DSP6_Ext_window_A	DSP6_ EXT_A	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(371 L3411)		PSIZĒ16						<u> </u>										
R3669590	DSP6_Ext_window_B	DSP6	0	0	0	0	0	0	SP6_EXI_/	A_PAGE [15	0:0]	0	0	0	0	0	0	00000000h
(37FE56h)	Bor o_Ext_wildow_B	EXT_B_ PSIZE16		Ů														0000000011
		1 012210	L			<u> </u>		D	SP6_EXT_I	B_PAGE [15	5:0]				L			
	DSP6_Ext_window_C	DSP6_ EXT_C_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(37FE58h)		PSIZE16																
D3660504	DSP6 Ext window D	DSP6	0	0	0	0	0	D	SP6_EXT_0	C_PAGE [15	5:0]	0	0	0	0	0	0	00000000h
(37FE5Ah)	D3F0_EXt_WIIId0W_D	EXT_D_ PSIZE16		0	· ·		0			· ·	0	· ·		0			U	0000000011
		FOIZLIO	L					D	SP6 EXT I	D PAGE [15	5:0]				L			
	DSP6_Watchdog_2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(37FE5Eh)	DODO Identity	^	0		0		0	D 0		RESET [15		١ ،		Ι ,	1 0	0	١ ،	00000000
(37FE60h)	DSP6_Identity	0	0	0	0	0	0	0	0	0	0	0	0	DSP6 C	ORE NUM	-	0	00000000h
R3669604	DSP6_Region_lock_sts_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(37FE64h)	0	0	0	0	0	0	0	DSP6_ CTRL	DSP6_ CTRL	DSP6_ CTRL	DSP6_ CTRL	DSP6_ CTRL	DSP6_ CTRL	DSP6_ CTRL	DSP6_ CTRL	DSP6_ CTRL	DSP6_ CTRL	
								REGION9 LOCK	REGION8 LOCK	REGION7 LOCK	REGION6 LOCK	REGION5 LOCK	REGION4 LOCK	REGION3_ LOCK	REGION2 LOCK		REGIONO_ LOCK	
Doooooo	DODO Desire lest d							STS	STS DEC	STS T	STS	STS ⁻	STS	STS ⁻	STS ⁻	STS ⁻	STS ⁻	00000000
(37FE66h)	DSP6_Region_lock_1_ _DSP6_Region_lock_0									SION1_LOC								00000000h
	DSP6_Region_lock_3_							DSP6_	CTRL_REC	SION3_LOC	K [15:0]							00000000h
. ,	_DSP6_Region_lock_2 DSP6_Region_lock_5_									GION2_LOC								00000000h
(37FE6Ah)	DSP6_Region_lock_5_ _DSP6_Region_lock_4							_		GIONS_LOC								00000000n
	DSP6_Region_lock_7									SION7_LOC								00000000h
` '	_DSP6_Region_lock_6 DSP6_Region_lock_9									GION6_LOC								00000000
	_DSP6_Region_lock_8									SIONS_LOC								00000000h
	DSP6_Region_lock_ctrl_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(37FE7Ah)	U	DSP6_ LOCK_	DSP6_ ADDR_ ERR_STS	DSP6_ WDT_	0	0	0	0	0	0	0	0	0	0	0	DSP6_ ERR_ PAUSE	DSP6_ ERR_ CLEAR	
		ERR_STS	ERR_STS	TIMEOUT_ STS												PAUSE	CLEAR	
R3669628	DSP6_PMEM_Err_	0			U			L		EM_ERR_A			u.	•	l.	U.	ı	00000000h
(3/FE/CII)	AddrXMEM_Err_ Addr							DSP	6_XMEM_E	RR_ADDR	[15:0]							
	DSP7_PMEM_0	0	0	0	0	0	0	0	0				SP7_PM_	START [39:3	32]			00000000h
(380000h)	DSP7_PMEM_1									START [31:1 START [15:								00000000h
(380002h)	DOI 7_I MILM_I	0	0	0	0	0	0	0	0	017411 [10.	<u> </u>		DSP7_PI	VI_1 [39:32]				0000000011
R3670020 (380004h)	DSP7_PMEM_2		•					•		/_1 [31:16]								00000000h
R3706874	DSP7 PMEM 18429	0	0	0	0	0	0	0	DSP7_P	M_1 [15:0]		ſ	OSP7 PM	12286 [39:3	21			00000000h
(388FFAh)	DOI 7_1 MILM_10420					<u> </u>			DSP7_PM_	12286 [31:1	6]		, , , , , , , , , , , , , , , , , , ,	.12200 [00.0	-,			0000000011
	DSP7_PMEM_18430									12286 [15:0	0]							00000000h
(388FFCh)	DSP7 PMEM 18431	0	0	0	0	0	0	0	DSP7_PM	END [31:16	81		DSP7_PM	_END [39:32	2]			00000000h
(388FFEh)	DOI 1_1 WILIVI_10401									END [15:0								0000000001
	DSP7_XMEM_0	0	0	0	0	0	0	0	0	07455	01	0	SP7_XM_	START [23:1	[6]			00000000h
(3A0000h)	DSP7_XMEM_1	0	0	0	0	0	0	0	DSP7_XM_ 0	START [15:	UJ		DSP7 YI	VI 1 [23:16]				00000000h
(3A0002h)		Ť				ı			·	M_1 [15:0]			25/ 1_//	[20.10]				300000011
	DSP7_XMEM_40958	0	0	0	0	0	0	0	0	100======	.,	[OSP7_XM_	40958 [23:1	6]			00000000h
(3B3FFCh)									DSP7_XM_	40958 [15:0	JJ							



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R3883006 (3B3FFEh)	DSP7_XMEM_40959	0	0	0	0	0	0	0	0	END ME.O.				END [23:16		1 -		00000000h
, ,	DSP7_YMEM_0	0	0	0	0	0	0	0	DSP7_XM_			[OSP7_YM_S	START [23:1	[6]			00000000h
R3932162	DSP7_YMEM_1	0	0	0	0	0	0	0	OSP7_YM_S		D]		DSP7_YM	И_1 [23:16]				00000000h
(3C0002h) R4014076	DSP7_YMEM_40958	0	0	0	0	0	0	0	DSP7_YI	M_1 [15:0]			DSP7_YM_	40958 [23:1	6]			00000000h
(3D3FFCh) R4014078	DSP7 YMEM 40959	0	0	0	0	0	0	0	DSP7_YM_ 0	40958 [15:0)]		DSP7_YM_	END [23:16	6]			00000000h
(3D3FFEh) R4063232	DSP7 ZMEM 0	0	0	0	0	0	0	1 0	DSP7_YM_	END [15:0]		-	OSP7 ZM S	START [23:1	61			00000000h
(3E0000h)	DSP7 ZMEM 1	0	0	0	0	0	0		DSP7_ZM_S	START [15:0	0]			Л_1 [23:16]	-1			00000000h
(3E0002h)						l			DSP7_ZI	M_1 [15:0]								
(3E1FFCh)	DSP7_ZMEM_4094	0	0	0	0	0	0	0	0 DSP7_ZM_	4094 [15:0]	l			4094 [23:16				00000000h
R4071422 (3E1FFEh)	DSP7_ZMEM_4095	0	0	0	0	0	0	0	0 DSP7_ZM	END [15:0]			DSP7_ZM_	END [23:16	6]			00000000h
R4193792 (3FFE00h)	DSP7_Config_1	0	0	0	0	0	0	0	DSP7 FLL_AŌ_ CLKENA	0	0	0	0	0	0	0	0	00000000h
		0		DSP7_R	ATE [3:0]	ı	0	0	0	0	0	0	DSP7_ MEM_ENA	DSP7_ DBG_ CLK ENA	0	DSP7_ CORE_ ENA	DSP7_ START	
R4193794 (3FFE02h)	DSP7_Config_2	0	0	0	0	0	0	0 DS	0 P7 CLK FF	0 REQ_SEL [1	0	0	0	0	0	0	0	00000000h
R4193796 (3FFE04h)	DSP7_Status_1	DSP7_ PING_ FULL	DSP7_ PONG_ FULL	0	0	0	0	0	0	[DSP7_V	/DMA_ACT	IVE_CHANN	NELS [7:0]			00000000h
D/103708	DSP7 Status 2	0	0	0	0	0	0	0 DSP7_DU	0 ALMEM CC	0 DLUSION A	0 DDR [15:0]	0	0	0	0	0	0	00000000h
(3FFE06h)	DSF1_Status_2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP7_ CLK_ AVAIL	0000000011
R4193800 (3FFE08h)	DSP7_Status_3	0	0	0	0	0	0	0 DS	0 P7_CLK_FF	0 REQ STS I	0	0	0	0	0	0	0	00000000h
R4193802 (3FFE0Ah)	DSP7_Watchdog_1	0	0	0	0	0	0	0	0	0	0	0	0	0 P7 WDT M/	0	0	0 DSP7	00000000h
,	DSP7_WDMA_Buffer_1	0	U	U	U	U			ADDRESS				Dor	7_WD1_W	-X_000N	1 [0.0]	WDT_ENA	00000000h
(3FFE10h) R4193810	DSP7_WDMA_Buffer_2								ADDRESS ADDRESS									00000000h
(3FFE12h)							DS	P7_START	ADDRESS	_WDMA_B	UFFER_2 [15:0]						
(3FFE14h)	DSP7_WDMA_Buffer_3						DS	P7_START	ADDRESS	_WDMA_B	UFFER_4 [15:0]						00000000h
(3FFE16h)	DSP7_WDMA_Buffer_4						DS	P7_START	ADDRESS ADDRESS	_WDMA_B	UFFER_6 [15:0]						00000000h
R4193824 (3FFE20h)	DSP7_RDMA_Buffer_1								_ADDRESS _ADDRESS		_ :	•						00000000h
R4193826 (3FFE22h)	DSP7_RDMA_Buffer_2								_ADDRESS									00000000h
R4193828 (3FFE24h)	DSP7_RDMA_Buffer_3								ADDRESS		_ :	•						00000000h
,	DSP7_DMA_Config_1	0	0	0	0	0	0	0 0	0		- '	DSP7_V	VDMA_CHA	NNEL_ENA	ABLE [7:0]			00000000h
R4193842	DSP7_DMA_Config_2	0	0	0	0	0	0	0	0	OMA_BUFF 0	0	0	0	0	0	0	0	00000000h
	DSP7_DMA_Config_3	0	0	0	0	0	0	0	0	0	0	DSP7_V		NNEL_OFF		SET [5:0]		00000000h
(3FFE34h)	DSP7_DMA_Config_4	0	0	0	0	0	0	0	0	0	0	0	DSP7_F	RDMA_CHA	NNEL_ENA	ABLE [5:0]	0	00000000h
(3FFE36h)	DOF /_DIVIA_COINIG_4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	DSP7_ DMA_ WORD	000000001
R4193848 (3FFE38h)	DSP7_External_Start	0	0	0	0	0	0	0	0	0	0	0	0	0 DSP7 5	0 START IN	0 SEL [4:0]	SEL 0	00000000h
R4193856	DSP7_Scratch_1	Ů	·	ı	ı	ı	ı		SP7_SCRA	TCH_1 [15	:0]		1	2311_0				00000000h
(3FFE40h) R4193858 (3FFE42h)	DSP7_Scratch_2								ISP7_SCRA ISP7_SCRA ISP7_SCRA	TCH_3 [15	:0]							00000000h
. ,	DSP7_Bus_Error_Addr	0	0	0	0	0	0	0	0 P7 BUS EF			DSF	P7_BUS_ER	R_ADDR [2	23:16]			00000000h
,	DSP7_Ext_window_A	DSP7_ EXT_A_ PSIZE16	0	0	0	0	0	0	0 27_BO2_EF	0	0	0	0	0	0	0	0	00000000h
								D	SP7_EXT_A	A_PAGE [15	5:0]							



Register	Name	31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0	Default
R4193878 (3FFE56h)	DSP7_Ext_window_B	DSP7_ EXT_B_ PSIZE16	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
						•		D	SP7_EXT_E	B_PAGE [15	i:0]	•		•	•	•		1
R4193880 (3FFE58h)	DSP7_Ext_window_C	DSP7_ EXT_C_ PSIZE16	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
						•		D	SP7_EXT_C	PAGE [15	5:0]					•		
R4193882 (3FFE5Ah)	DSP7_Ext_window_D	DSP7_ EXT_D_ PSIZE16	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
						•		D	SP7_EXT_0	_PAGE [15	5:0]	•		•	•	•		1
R4193886	DSP7_Watchdog_2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(3FFE5Eh)						•		D	SP7_WDT_	RESET [15	:0]					•		
	DSP7_Identity	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(3FFE60h)		0	0	0	0	0	0	0	0	0	0	0		DSP7_C	ORE_NUM	BER [4:0]		
R4193892	DSP7_Region_lock_sts_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(3FFE64h)	0	0	0	0	0	0	0	DSP7_ CTRL_ REGION9_ LOCK	DSP7_ CTRL_ REGION8_ LOCK	LOCK	DSP7_ CTRL_ REGION6_ LOCK	DSP7_ CTRL_ REGION5_ LOCK	LOCK	DSP7_ CTRL_ REGION3_ LOCK	LOCK	LOCK	DSP7_ CTRL_ REGION0_ LOCK	-
								STS ⁻	STS ⁻	STS ⁻	STS ⁻	STS ⁻	STS	STS ⁻	STS ⁻	STS ⁻	STS ⁻	
R4193894	DSP7_Region_lock_1_								CTRL_REG									00000000h
,	_DSP7_Region_lock_0							_	CTRL_REC									
R4193896	DSP7_Region_lock_3_ _DSP7_Region_lock_2								CTRL_REG									00000000h
								_	CTRL_REG									
R4193898	DSP7_Region_lock_5 DSP7_Region_lock_4							_	CTRL_REG									00000000h
,								_	CTRL_REG									00000000
(3FFF6Ch)	DSP7_Region_lock_7 DSP7_Region_lock_6								CTRL_REG									00000000h
,	DSP7 Region lock 9								CTRL_REG									00000000h
(3FFE6Eh)	_DSP7_Region_lock_8								CTRL_REG									0000000011
	DSP7 Region lock ctrl	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000000h
(3FFE7Ah)		DSP7	DSP7	DSP7	0	0	0	0	0	0	0	0	0	0	0	DSP7	DSP7	000000000
		LOCK_ ERR_STS	ADDR_ ERR_STS	WDT_ TIMEOUT_ STS												ERR_ PAUSE	ERR_ CLEAR	
R4193916	DSP7 PMEM Err	0					1	1	DSP7_PM	EM_ERR A	DDR [14:0]		1	1	1	1	1	00000000h
(3FFE7Ch)			DSP7_PMEM_ERR_ADDR [14:0] DSP7_XMEM_ERR_ADDR [15:0]															

7 Thermal Characteristics

Table 7-1. Typical JEDEC Four-Layer, 2s2p Board Thermal Characteristics


Parameter	Symbol	WLCSP	Units
Junction-to-ambient thermal resistance	θ_{JA}	30.6	°C/W
Junction-to-board thermal resistance	θ_{JB}	5.5	°C/W
Junction-to-case thermal resistance	θЈС	0.03	°C/W
Junction-to-board thermal-characterization parameter	Ψ_{JB}	5.5	°C/W
Junction-to-package-top thermal-characterization parameter	Ψ_{JT}	0.01	°C/W

Notes:

- Natural convection at the maximum recommended operating temperature T_A (see Table 3-3)
- \bullet Four-layer, 2s2p PCB as specified by JESD51-9 and JESD51-11; dimensions: 101.5 x 114.5 x 1.6 mm
- Thermal parameters as defined by JESD51-12



8 Package Dimensions



Notes:

- Dimensioning and tolerances per ASME Y 14.5M-2009.
- The Ball A1 position indicator is for illustration purposes only and may not be to scale.
- Dimension "b" applies to the solder sphere diameter and is measured at the midpoint between the package body and the seating plane Datum Z.

Table 8-1. WLCSP Package Dimensions

Dimension		Millimeters	
Dimension	Minimum	Nominal	Maximum
Α	0.466	0.500	0.534
A1	0.168	0.198	0.228
A2	0.286	0.302	0.318
b	0.235	0.265	0.295
c1	0.358	0.388	0.418
d1	0.192	0.222	0.252
c2	0.195	0.225	0.255
d2	0.193	0.223	0.253
е	0.370	0.400	0.430
Х	5.780	5.810	5.840
Y	4.615	4.645	4.675
ccc = 0.05 ddd = 0.10			

Note: Controlling dimension is millimeters.

9 Ordering Information

Table 9-1. Ordering Information

Product	Description	Package	Halogen Free	Pb Free	Grade	Temperature Range	Container	Order #
CS47L90	Hi-Fi Audio Smart Codec with Integrated Sensor Hub	173-ball WLCSP	Yes	Yes	Commercial	–40 to +85°C	Tape and Reel ¹	CS47L90-CWZR

^{1.}Reel quantity = 6000



10 References

- MIPI Alliance, MIPI Alliance Specification for Serial Low-Power Inter-Chip Media Bus (SLIMbus). http://www.mipi.org/
- Google Inc, Android Wired Headset Specification, Version 1.1. http://source.android.com/accessories/ headset-spec.html
- International Electrotechnical Commission, IEC60958-3 Digital Audio Interface—Consumer. http://www.ansi.org/

11 Revision History

Table 11-1. Revision History

Revision	Changes						
A1	Initial version						
JUN '15							
A2	Electrical characteristics updated, including MICVDD test condition (Table 3-9, Table 3-11).						
OCT '15	Voltage limits for GPSWnN/GPSWnP noted (Table 3-11).						
	LRCLK advance feature added (Table 3-16, Section 4.8.3).						
	Input path signal detect threshold (IN_SIG_DET_THR) updated (Section 4.2.8).						
	DMICCLK_SRC option added to select SPKCLK as DMIC clock (Section 4.2.3, Section 4.2.6, Section 4.12.9).						
	• The 32-bit signal path capability noted for AIF1, AIF3, SLIMbus, and SPDIF interfaces (Section 4.3.3, Section 4.3.8, Section 4.8, Section 4.11).						
	Control requirements added to avoid digital mixer lockup (Section 4.3).						
	• DSP memory locking, watchdog timer, and debug functions added (Section 4.4.2, Section 4.4.3.5, Section 4.4.3.6, Section 4.4.6, Section 4.5.2.8, Section 4.16).						
	Register locking removed from all AIF control bits (Section 4.8).						
	Clarification of SLIMbus requirements for different TP options (Section 4.9.4).						
	Clarification of SLIMbus bulk-transfer function (Section 4.11).						
	SLIMbus register read access updated to show maximum 8-byte slice (Section 4.11.6).						
	Output path hi-fi filters description added (Section 4.12.4).						
	Output noise gate threshold (NGATE_THR) updated (Table 4-85).						
	Headphone detect (HPDET) measurement time updated (Section 4.13.4.2).						
	 Noted that digital outputs that are not supported in Sleep Mode are floating in Sleep Mode (Section 4.14). 						
	• Default state of GPIO pins is indeterminate, due to bus keeper (Section 4.15.1, Section 4.23.2).						
	Noted the availability of GPIO functions differs for different GPIO pins (Table 4-100).						
	• System clock and input-path signal-detect interrupts added (Section 4.4.3.2, Section 4.5.2.8, Section 4.16, Section 4.17.4.1, Section 4.17.4.2).						
	FLL1/FLL2 description and recommended settings updated (Section 4.17.8).						
	FLL_AO description simplified; example settings added (Section 4.17.9).						
	CIF3MISO pull-down resistor added (Section 4.18).						
	 Noted limitations associated with triggering the write sequencer using WSEQ_START (Section 4.19.1). 						
	Register map listing incorporated (Section 6).						
	Thermal characteristics added (Section 7).						
	Package outline drawing incorporated (Section 8).						
A3	Pin description information updated (Section 1.2, Section 4.15.1, Section 4.15.3, Section 4.23.2).						
FEB '16	JACKDETn maximum ratings updated (Table 3-2).						
	• PCB track routing recommendation added (Table 3-3, Section 5.1.5, Section 5.5).						
	• Electrical characteristics and performance data updated (Table 3-5, Table 3-9, Table 3-11, Table 3-23, Table 3-24).						
	Control interface timing limits updated (Table 3-20, Section 4.11.6, Section 4.17.7, Section 4.18).						
	Input path Low-Power Mode updated (Section 4.2.6 and Section 4.2.6.1).						
	Input path signal-detect function operating constraints added (Section 4.2.8).						
	Data format conversion functions added (Section 4.3.13, Section 4.3.14, Section 4.7).						
	DMA data word format (DSPn_DMA_WORD_SEL) control field added (Section 4.4.4).						
	Master Interface control requirements updated (Section 4.5.1.2).						
	Headphone Detect calibration procedure updated (Section 4.13.4.2).						
	Noted limitation on switching SYSCLK source (Section 4.17.4.1).						
	FLL1/FLL2 recommended settings updated (Section 4.17.8).						
	PCB layout guidelines updated (Section 5.5).						



Table 11-1. Revision History (Cont.)

Revision	Changes					
PP1	Series resistor recommended on FLLVDD connection (Section 2, Table 3-3).					
MAY '16	Correction to AIFn_LRCLK_ADV field definition (Section 4.8.3).					
	Correction to FLLn_GPCLK_DIV field definition (Section 4.15.8).					
	Clarification of FLL2 frequency when selected as DSPCLK source (Section 4.17.4.3).					
	Correction to LRCLK_SRC field definition (Section 4.17.5).					
	 Deleted I²C support for multiple register read from previous register address (Section 4.18.2). 					
	Write sequencer control registers for Event Log 5–8 defined (Section 4.19.5).					
	Correction to DCVDD pin reference AB6 (Section 5.1.5).					
	Control fields selecting SLIMDATn output drive strength added (Section 5.3).					
F1	System clock status fields defined (Section 4.17.4.1, Section 4.17.4.2, Table 4-110)					
JUN '16						

Contacting Cirrus Logic Support

For all product questions and inquiries, contact a Cirrus Logic Sales Representative.

To find the one nearest you, go to www.cirrus.com.

IMPORTANT NOTICE

For the purposes of our terms and conditions of sale, "Preliminary" or "Advanced" datasheets are non-final datasheets that include but are not limited to datasheets marked as "Target", "Advance", "Product Preview", "Preliminary Technical Data" and/or "Pre-production." Products provided with any such datasheet are therefore subject to relevant terms and conditions associated with "Preliminary" or "Advanced" designations. The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either "Cirrus Logic" or "Cirrus") are sold subject to Cirrus Logic's terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus Logic reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Cirrus Logic to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus Logic deems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize risks associated with customer applications, the customer must use adequate design and operating safeguards to minimize inherent or procedural hazards. Cirrus Logic is not liable for applications assistance or customer product design. The customer is solely responsible for its selection and use of Cirrus Logic products. Use of Cirrus Logic products may entail a choice between many different modes of operation, some or all of which may require action by the user, and some or all of which may be optional. Nothing in these materials should be interpreted as instructions or suggestions to choose one mode over another. Likewise, description of a single mode should not be interpreted a

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS LOGIC PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, NUCLEAR SYSTEMS, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS LOGIC PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS LOGIC DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS LOGIC PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS LOGIC, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

This document is the property of Cirrus Logic and by furnishing this information, Cirrus Logic grants no license, express or implied, under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Any provision or publication of any third party's products or services does not constitute Cirrus Logic's approval, license, warranty or endorsement thereof. Cirrus Logic gives consent for copies to be made of the information contained herein only for use within your organization with respect to Cirrus Logic integrated circuits or other products of Cirrus Logic, and only if the reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices and conditions (including this notice). This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. This document and its information is provided "AS IS" without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No responsibility is assumed by Cirrus Logic for the use of information herein, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. Cirrus Logic, Cirrus, the Cirrus Logic logo design, SoundClear, and WISCE are among the trademarks of Cirrus Logic. Other brand and product names may be trademarks or service marks of their respective owners.

Copyright © 2015–2016 Cirrus Logic, Inc. All rights reserved.

MIPI and SLIMbus are trademarks or registered trademarks of MIPI Alliance, Inc.

USB-C is a trademark of USB Implementers Forum.

Android is a trademark of Google, Inc.

SPI is a trademark of Motorola.